

**RCA** Solid  
State

**QMOS**  
RCA High-speed CMOS Logic

**DATABOOK**

**QMOS High-Speed  
CMOS Logic ICs**



**QMOS**



---

# RCA QMOS Integrated Circuits



The RCA QMOS series of high-speed CMOS logic integrated circuits include an extensive line of products that are pin compatible with many existing bipolar 54/74 LSTTL and CMOS 4000 series of digital logic types. The new QMOS IC's provide high-speed CMOS replacements for the most popular LSTTL devices in existing designs and also offer low-power all-CMOS designs for new digital systems. Key family features of the RCA QMOS types include:

- Speeds equivalent to LSTTL types with typical gate delays of 8 ns.
- Fanout to 10 74 LSTTL loads; 15 loads using Bus Driver 54/74 types.
- Operating frequencies equivalent to LSTTL types, typically 50 MHz.
- The high voltage noise immunity characteristic of CMOS, typically 45 percent of  $V_{CC}$ , a two to three times improvement over LSTTL. (HC-Series types.)
- Wide range of power supply operating voltages, 2 to 6 volts.
- CMOS low static power consumption, typically less than 1 microwatt.

With the broad line of CMOS MSI function types currently available, together with performance offered by the RCA

QMOS series of high-speed CMOS integrated circuits, the designer need not sacrifice speed for power consumption. Add the other classical advantages of CMOS, including high noise immunity and wide power supply and temperature ranges, and the decision to use high-speed CMOS logic (QMOS) is the choice for the 80's. This new family provides for the design of more cost-effective systems to serve high-speed market applications.

The RCA QMOS product line consists of CD54/74HC-series types, which feature CMOS input voltage level compatibility and CD54/74HCT-series types, which are input voltage level compatible with LSTTL devices. The QMOS line also includes a limited number of single-stage, unbuffered inverter types (CD54/74HCU-series) for added versatility in oscillator and amplifier applications.

The data pages include a description, special features, truth tables and/or timing diagrams, and significant dynamic electrical characteristics.

A general information section defines the distinguishing characteristics of each product series and provides characteristic data and classification and selection charts.

The data sections are followed by a Dimensional Outlines section.

---

## Table of Contents

	<b>Page</b>
Product Selector .....	3
Index to Devices .....	4
QMOS Product Selection Guide .....	6
Cross Reference Guide .....	8
Description of QMOS Product Line .....	11
QMOS Family Description .....	12
Standardized Capacitance Power Dissipation (CPD) Test Procedure .....	22
Standardized Maximum Ratings and Recommended Operating Conditions .....	26
Static Electrical Characteristics .....	27
Dynamic Electrical Characteristics .....	30
RCA MIL-STD-883 Slash-Series QMOS IC's .....	33
QMOS Nomenclature Code .....	33
Operating and Handling Considerations .....	33
Technical Data .....	35
Preview Data .....	111
Dimensional Outlines .....	161
RCA Sales Offices, Manufacturers' Representatives and Authorized Distributors .....	165

---

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of RCA.

The device data shown for some types are indicated as preliminary. **Preliminary data** are intended for guidance purposes in evaluating devices for equipment design. Such data are shown for types currently being designed for inclusion in our standard line of commercially available products. For current information on the status of Preliminary devices described, please contact your local RCA sales office.

When incorporating RCA Solid State Devices in equipment, it is recommended that the designer refer to "Operating Considerations for RCA Solid State Devices," Form No. ICE-402, available on request from RCA Solid State Division, Box 3200, Somerville, N.J. 08876.

Copyright 1983 by RCA Corporation  
(All rights reserved under Pan-American  
Copyright Convention)

Trademark(s)<sup>®</sup> Registered  
Marca(s) Registrada(s)

Printed in USA/12-83





## **Product Selector**

# Index to Devices

CMOS Logic		TTL Logic		Page	Description	Pins
Plastic Pkg.	CERDIP	Plastic Pkg.	CERDIP			
CD74HC00E	CD54HC00F	CD74HCT00E	CD54HCT00F	36	Quad 2-Input NAND Gate	14
CD74HC02E	CD54HC02F	CD74HCT02E	CD54HCT02F	112	Quad 2-Input NOR Gate	14
CD74HC04E	CD54HC04F	CD74HCT04E	CD54HCT04F	39	Hex Inverter	14
CD74HC08E	CD54HC08F	CD74HCT08E	CD54HCT08F	113	Quad 2-Input AND Gate	14
CD74HC10E	CD54HC10F	CD74HCT10E	CD54HCT10F	113	Triple 3-Input NAND Gate	14
CD74HC11E	CD54HC11F	CD74HCT11E	CD54HCT11F	42	Triple 3-Input AND Gate	14
CD74HC14E	CD54HC14F	CD74HCT14E	CD54HCT14F	114	Hex Inverting Schmitt Trigger	14
CD74HC20E	CD54HC20F	CD74HCT20E	CD54HCT20F	114	Dual 4-Input NAND Gate	14
CD74HC27E	CD54HC27F	CD74HCT27E	CD54HCT27F	115	Triple 3-Input NOR Gate	14
CD74HC32E	CD54HC32F	CD74HCT32E	CD54HCT32F	115	Quad 2-Input OR Gate	14
CD74HC42E	CD54HC42F	CD74HCT42E	CD54HCT42F	116	BCD-to-Decimal Decoder (1-to-10)	14
CD74HC73E	CD54HC73F	CD74HCT73E	CD54HCT73F	116	Dual J-K Flip-Flop w/RESET	14
CD74HC74E	CD54HC74F	CD74HCT74E	CD54HCT74F	45	Dual D Flip-Flop w/SET and RESET	14
CD74HC75E	CD54HC75F	CD74HCT75E	CD54HCT75F	117	Quad Bistable Transparent Latch	16
CD74HC85E	CD54HC85F	CD74HCT85E	CD54HCT85F	117	4-Bit Magnitude Comparator	16
CD74HC86E	CD54HC86F	CD74HCT86E	CD54HCT86F	118	Quad 2-Input EXCLUSIVE-OR Gate	14
CD74HC107E	CD54HC107F	CD74HCT107E	CD54HCT107F	119	Dual J-K Flip-Flop w/RESET	14
CD74HC109E	CD54HC109F	CD74HCT109E	CD54HCT109F	119	Dual J-K Flip-Flop w/SET and RESET	14
CD74HC112E	CD54HC112F	CD74HCT112E	CD54HCT112F	120	Dual J-K Flip-Flop w/SET and RESET	14
CD74HC123E	CD54HC123F	CD74HCT123E	CD54HCT123F	120	Dual Retriggerable Monostable Multivibrator w/RESET	16
CD74HC132E	CD54HC132F	CD74HCT132E	CD54HCT132F	121	Quad 2-Input NAND Schmitt Trigger	14
CD74HC138E	CD54HC138F	CD74HCT138E	CD54HCT138F	50	3-to-8 Line Decoder/Demultiplexer, Inverting	16
CD74HC139E	CD54HC139F	CD74HCT139E	CD54HCT139F	121	Dual 2-of-4 Line Decoder/Demultiplexer	16
CD74HC147E	CD54HC147F	CD74HCT147E	CD54HCT147F	122	10-to-4-Line Priority Encoder	16
CD74HC151E	CD54HC151F	CD74HCT151E	CD54HCT151F	122	8-Input Multiplexer	16
CD74HC153E	CD54HC153F	CD74HCT153E	CD54HCT153F	123	Dual 4-Input Multiplexer	16
CD74HC154E	CD54HC154F	CD74HCT154E	CD54HCT154F	123	4-to-16-Line Decoder/Demultiplexer	24
CD74HC157E	CD54HC157F	CD74HCT157E	CD54HCT157F	124	Quad 2-Input Multiplexer	16
CD74HC158E	CD54HC158F	CD74HCT158E	CD54HCT158F	55	Quad 2-Input Multiplexer, Inverting	16
CD74HC160E	CD54HC160F	CD74HCT160E	CD54HCT160F	125	Synchronous BCD Decade Counter, Asynchronous Reset	16
CD74HC161E	CD54HC161F	CD74HCT161E	CD54HCT161F	125	Synchronous 4-Bit Binary Counter, Asynchronous Reset	16
CD74HC162E	CD54HC162F	CD74HCT162E	CD54HCT162F	125	Synchronous BCD Decade Counter, Synchronous Reset	16
CD74HC163E	CD54HC163F	CD74HCT163E	CD54HCT163F	125	Synchronous 4-Bit Binary Counter, Synchronous Reset	16
CD74HC164E	CD54HC164F	CD74HCT164E	CD54HCT164F	126	8-Bit Serial-In Parallel-Out Shift Register	14
CD74HC165E	CD54HC165F	CD74HCT165E	CD54HCT165F	126	8-Bit Parallel-In Serial-Out Shift Register	16
CD74HC166E	CD54HC166F	CD74HCT166E	CD54HCT166F	59	8-Bit Parallel-In Serial-Out Shift Register	16
CD74HC173E	CD54HC173F	CD74HCT173E	CD54HCT173F	127	Quad D-Type Flip-Flop, 3-State	16
CD74HC174E	CD54HC174F	CD74HCT174E	CD54HCT174F	127	Hex D-Type Flip-Flop w/RESET	16
CD74HC175E	CD54HC175F	CD74HCT175E	CD54HCT175F	64	Quad D-Type Flip-Flop w/RESET	16
CD74HC190E	CD54HC190F	CD74HCT190E	CD54HCT190F	128	Presetable Synchronous BCD Decade Up/Down Counter	16
CD74HC191E	CD54HC191F	CD74HCT191E	CD54HCT191F	128	Synchronous 4-Bit Binary Up/Down Counter	16
CD74HC192E	CD54HC192F	CD74HCT192E	CD54HCT192F	129	Synchronous BCD Decade Up/Down Counter	16
CD74HC193E	CD54HC193F	CD74HCT193E	CD54HCT193F	129	Synchronous 4-Bit Binary Up/Down Counter	16
CD74HC194E	CD54HC194F	CD74HCT194E	CD54HCT194F	130	4-Bit Bidirectional Universal Shift Register	16
CD74HC195E	CD54HC195F	CD74HCT195E	CD54HCT195F	69	4-Bit Parallel Access Shift Register	16
CD74HC221E	CD54HC221F	CD74HCT221E	CD54HCT221F	120	Dual Monostable Multivibrator w/RESET	16
CD74HC238E	CD54HC238F	CD74HCT238E	CD54HCT238F	50	3-to-8-Line Decoder/Demultiplexer	16
CD74HC240E	CD54HC240F	CD74HCT240E	CD54HCT240F	131	Octal Buffer/Line Driver, 3-State, Inverting	20
CD74HC241E	CD54HC241F	CD74HCT241E	CD54HCT241F	131	Octal Buffer/Line Driver, 3-State	20
CD74HC242E	CD54HC242F	CD74HCT242E	CD54HCT242F	75	Quad Bus Transceiver, 3-State, Inverting	14
CD74HC243E	CD54HC243F	CD74HCT243E	CD54HCT243F	75	Quad Bus Transceiver, 3-State	14
CD74HC244E	CD54HC244F	CD74HCT244E	CD54HCT244F	131	Octal Buffer/Line Driver, 3-State	20
CD74HC245E	CD54HC245F	CD74HCT245E	CD54HCT245F	132	Octal Bus Transceiver, 3-State	16
CD74HC251E	CD54HC251F	CD74HCT251E	CD54HCT251F	80	8-Input Multiplexer, 3-State	16
CD74HC253E	CD54HC253F	CD74HCT253E	CD54HCT253F	132	Dual 4-Input Multiplexer, 3-State	16
CD74HC257E	CD54HC257F	CD74HCT257E	CD54HCT257F	133	Quad 2-Input Multiplexer, 3-State	16
CD74HC259E	CD54HC259F	CD74HCT259E	CD54HCT259F	133	8-Bit Addressable Latch	16
CD74HC273E	CD54HC273F	CD74HCT273E	CD54HCT273F	85	Octal D-Type Flip-Flop w/RESET	20
CD74HC280E	CD54HC280F	CD74HCT280E	CD54HCT280F	134	9-Bit Odd/Even Parity Generator/Checker	14
CD74HC297E	CD54HC297F	CD74HCT297E	CD54HCT297F	134	Digital Phase-Locked-Loop Filter	16
CD74HC299E	CD54HC299F	CD74HCT299E	CD54HCT299F	90	8-Bit Universal Shift Register, 3-State	20
CD74HC354E	CD54HC354F	CD74HCT354E	CD54HCT354F	135	8-Input Multiplexer/Register, 3-State	20
CD74HC356E	CD54HC356F	CD74HCT356E	CD54HCT356F	135	8-Input Multiplexer/Register, 3-State	20
CD74HC365E	CD54HC365F	CD74HCT365E	CD54HCT365F	137	Hex Buffer/Line Driver, 3-State	16
CD74HC366E	CD54HC366F	CD74HCT366E	CD54HCT366F	137	Hex Buffer/Line Driver, 3-State, Inverting	16
CD74HC367E	CD54HC367F	CD74HCT367E	CD54HCT367F	137	Hex Buffer/Line Driver, 3-State	16
CD74HC368E	CD54HC368F	CD74HCT368E	CD54HCT368F	137	Hex Buffer/Line Driver, 3-State, Inverting	16
CD74HC373E	CD54HC373F	CD74HCT373E	CD54HCT373F	96	Octal Transparent Latch, 3-State	20
CD74HC374E	CD54HC374F	CD74HCT374E	CD54HCT374F	138	Octal D-Type Flip-Flop, 3-State	20
CD74HC377E	CD54HC377F	CD74HCT377E	CD54HCT377F	139	Octal D-Type Flip-Flop with Data Enable	20

## Index to Devices (Cont'd)

CMOS Logic		TTL Logic		Page	Description	Pins
Plastic Pkg.	CERDIP	Plastic Pkg.	CERDIP			
CD74HC384E	CD54HC384F	CD74HCT384E	CD54HCT384F	140	8-Bit Serial/Parallel Two's Complement Multiplier	16
CD74HC390E	CD54HC390F	CD74HCT390E	CD54HCT390F	141	Dual Decade Ripple Counter	16
CD74HC393E	CD54HC393F	CD74HCT393E	CD54HCT393F	141	Dual 4-Bit Binary Ripple Counter	16
CD74HC423E	CD54HC423F	CD74HCT423E	CD54HCT423F	120	Dual Retriggerable Monostable Multivibrator with Reset	16
CD74HC533E	CD54HC533F	CD74HCT533E	CD54HCT533F	142	Octal Transparent Latch, 3-State, Inverting	20
CD74HC534E	CD54HC534F	CD74HCT534E	CD54HCT534F	138	Octal D-Type Flip-Flop, 3-State, Inverting	20
CD74HC540E	CD54HC540F	CD74HCT540E	CD54HCT540F	143	Octal Buffer/Line Driver, 3-State, Inverting	20
CD74HC541E	CD54HC541F	CD74HCT541E	CD54HCT541F	143	Octal Buffer/Line Driver, 3-State	20
CD74HC563E	CD54HC563F	CD74HCT563E	CD54HCT563F	142	Octal Transparent Latch, 3-State, Inverting	20
CD74HC564E	CD54HC564F	CD74HCT564E	CD54HCT564F	138	Octal D-Type Flip-Flop, 3-State, Inverting	20
CD74HC573E	CD54HC573F	CD74HCT573E	CD54HCT573F	142	Octal Transparent Latch, 3-State	20
CD74HC574E	CD54HC574F	CD74HCT574E	CD54HCT574F	138	Octal D-Type Flip-Flop, 3-State	20
CD74HC640E	CD54HC640F	CD74HCT640E	CD54HCT640F	144	Octal Bus Transceiver, 3-State, Inverting	20
CD74HC643E	CD54HC643F	CD74HCT643E	CD54HCT643F	144	Octal Bus Transceiver, 3-State, True/Inverting	20
CD74HC646E	CD54HC646F	CD74HCT646E	CD54HCT646F	145	Octal Bus Transceiver/Register, 3-State	20
CD74HC648E	CD54HC648F	CD74HCT648E	CD54HCT648F	145	Octal Bus Transceiver/Register, 3-State, Inverting	20
CD74HC670E	CD54HC670F	CD74HCT670E	CD54HCT670F	146	4 x 4 Register File, 3-State	16
CD74HC688E	CD54HC688F	CD74HCT688E	CD54HCT688F	147	8-Bit Magnitude Comparator	20
CD74HC4002E	CD54HC4002F	CD74HCT4002E	CD54HCT4002F	147	Dual 4-Input NOR Gate	14
CD74HC4015E	CD54HC4015F	CD74HCT4015E	CD54HCT4015F	148	Dual 4-Bit Serial-In/Parallel-Out Shift Register	16
CD74HC4016E	CD54HC4016F	CD74HCT4016E	CD54HCT4016F	148	Quad Bilateral Switch	14
CD74HC4017E	CD54HC4017F	CD74HCT4017E	CD54HCT4017F	149	Johnson Decade Counter w/10 Decoded Outputs	16
CD74HC4020E	CD54HC4020F	CD74HCT4020E	CD54HCT4020F	101	14-Stage Binary Ripple Counter	16
CD74HC4024E	CD54HC4024F	CD74HCT4024E	CD54HCT4024F	149	7-Stage Binary Ripple Counter	14
CD74HC4040E	CD54HC4040F	CD74HCT4040E	CD54HCT4040F	106	12-Bit Binary Ripple Counter	16
CD74HC4046E	CD54HC4046F	CD74HCT4046E	CD54HCT4046F	150	Phase-Locked Loop with VCO	16
CD74HC4049E	CD54HC4049F	—	—	150	Hex Inverting HIGH-to-LOW Level Shifter	16
CD74HC4050E	CD54HC4050F	—	—	150	Hex: HIGH-to-LOW Level Shifter	16
CD74HC4051E	CD54HC4051F	CD74HCT4051E	CD54HCT4051F	151	8-Channel Analog Multiplexer/Demultiplexer	16
CD74HC4052E	CD54HC4052F	CD74HCT4052E	CD54HCT4052F	151	Dual 4-Channel Analog Multiplexer/Demultiplexer	16
CD74HC4053E	CD54HC4053F	CD74HCT4053E	CD54HCT4053F	151	Triple 2-Channel Analog Multiplexer/Demultiplexer	16
CD74HC4060E	CD54HC4060F	CD74HCT4060E	CD54HCT4060F	152	14-Stage Binary Ripple Counter w/Oscillator	16
CD74HC4066E	CD54HC4066F	CD74HCT4066E	CD54HCT4066F	148	Quad Bilateral Switch	14
CD74HC4067E	CD54HC4067F	CD74HCT4067E	CD54HCT4067F	152	16-Channel Analog Multiplexer/Demultiplexer	24
CD74HC4075E	CD54HC4075F	CD74HCT4075E	CD54HCT4075F	153	Triple 3-Input OR Gate	14
CD74HC4094E	CD54HC4094F	CD74HCT4094E	CD54HCT4094F	153	8-Stage Shift-and-Store Bus Register	16
CD74HC4511E	CD54HC4511F	CD74HCT4511E	CD54HCT4511F	154	BCD-to-7-Segment Latch/Decoder/Driver	16
CD74HC4514E	CD54HC4514F	CD74HCT4514E	CD54HCT4514F	155	4-to-16-Line Decoder/Demultiplexer w/Input Latches	24
CD74HC4515E	CD54HC4515F	CD74HCT4515E	CD54HCT4515F	155	4-to-16-Line Decoder with Input Latches	24
CD74HC4518E	CD54HC4518F	CD74HCT4518E	CD54HCT4518F	156	Dual Synchronous BCD Counter	16
CD74HC4520E	CD54HC4520F	CD74HCT4520E	CD54HCT4520F	156	Dual 4-Bit Synchronous Binary Counter	16
CD74HC4538E	CD54HC4538F	CD74HCT4538E	CD54HCT4538F	156	Dual Precision Monostable Multivibrator	14
CD74HC4543E	CD54HC4543F	CD74HCT4543E	CD54HCT4543F	157	BCD-to-7-Segment Latch/Decoder/Driver for LCDs	16
CD74HC40102E	CD54HC40102F	CD74HCT40102E	CD54HCT40102F	158	8-Bit Synchronous BCD Down Counter	16
CD74HC40103E	CD54HC40103F	CD74HCT40103E	CD54HCT40103F	158	8-Bit Binary Down Counter	16
CD74HC40104E	CD54HC40104F	CD74HCT40104E	CD54HCT40104F	159	4-Bit Bidirectional Universal Shift Register, 3-State	16
CD74HC40105E	CD54HC40105F	CD74HCT40105E	CD54HCT40105F	159	4 Bits x 16 Words FIFO Register	16
CD74HCU04E	CD54HCU04F	—	—	112	Hex Inverter (Unbuffered)	14

Note: Add package suffix code to part number on all orders.

E = Dual-In-Line Plastic Package—Temp. Range = -40°C to +85°C.

F = Dual-In-Line Frit-Seal Ceramic Package (CERDIP)—Temp. Range = -55°C to +125°C.




Fig. 1—Dual-in-line plastic package




Fig. 2—Dual-in-line Frit-seal ceramic (CERDIP) package

# QMOS Product Selection Guide

Type	Function/Description	Classification	Page
<b>CD54/74</b>			
<b>NAND/NOR Gates</b>			
HC/HCT00	Quad 2-Input NAND Gate	SSI	36
HC/HCT02	Quad 2-Input NOR Gate	SSI	112
HC/HCT10	Triple 3-Input NAND Gate	SSI	113
HC/HCT20	Dual 4-Input NAND Gate	SSI	114
HC/HCT27	Triple 3-Input NOR Gate	SSI	115
HC/HCT4002	Dual 4-Input NOR Gate	SSI	147
<b>AND/OR/EXCLUSIVE-OR Gates</b>			
HC/HCT08	Quad 2-Input AND Gate	SSI	113
HC/HCT11	Triple 3-Input AND Gate	SSI	42
HC/HCT32	Quad 2-Input OR Gate	SSI	115
HC/HCT86	Quad 2-Input EXCLUSIVE-OR Gate	SSI	118
HC/HCT4075	Triple 3-Input OR Gate	SSI	153
<b>Inverters/Buffers/Bus Drivers</b>			
HC/HCT04	Hex Inverter	SSI	39
HCU04	Hex Inverter (Unbuffered)	SSI	112
HC/HCT240*	Octal Buffer/Line Driver; 3-State; Inverting	MSI	131
HC/HCT241*	Octal Buffer/Line Driver; 3-State	MSI	131
HC/HCT244*	Octal Buffer/Line Driver; 3-State	MSI	131
HC/HCT365*	Hex Buffer/Line Driver; 3-State	MSI	137
HC/HCT366*	Hex Buffer/Line Driver; 3-State; Inverting	MSI	137
HC/HCT367*	Hex Buffer/Line Driver; 3-State	MSI	137
HC/HCT368*	Hex Buffer/Line Driver; 3-State; Inverting	MSI	137
HC/HCT540*	Octal Buffer/Line Driver; 3-State; Inverting	MSI	143
HC/HCT541*	Octal Buffer/Line Driver; 3-State	MSI	143
HC4049	Hex Inverting HIGH-to-LOW Level Shifter	SSI	150
HC4050	Hex HIGH-to-LOW Level Shifter	SSI	150
<b>Flip-Flops/Latches/Registers</b>			
HC/HCT73	Dual JK Flip-Flop with Reset; Negative-Edge Trigger	FF	116
HC/HCT74	Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger	FF	45
HC/HCT75	Quad Bistable Transparent Latch	FF	117
HC/HCT107	Dual JK Flip-Flop with Reset; Negative-Edge Trigger	FF	119
HC/HCT109	Dual JK Flip-Flop with Set and Reset; Positive-Edge Trigger	FF	119
HC/HCT112	Dual JK Flip-Flop with Set and Reset; Negative-Edge Trigger	FF	120
HC/HCT173*	Quad D-Type Flip-Flop; Positive-Edge Trigger; 3-State	MSI	127
HC/HCT174	Hex D-Type Flip-Flop with Reset; Positive-Edge Trigger	MSI	127
HC/HCT175	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger	MSI	64
HC/HCT259	8-Bit Addressable Latch	MSI	133
HC/HCT273	Octal D-Type Flip-Flop with Reset; Positive-Edge Trigger	MSI	85
HC/HCT373*	Octal Transparent Latch; 3-State	MSI	96
HC/HCT374*	Octal D-Type Flip-Flop; Positive-Edge Trigger; 3-State	MSI	138
HC/HCT377	Octal D-Type Flip-Flop with Data Enable; Positive-Edge Trigger	MSI	139
HC/HCT533*	Octal Transparent Latch; 3-State; Inverting	MSI	142
HC/HCT534*	Octal D-Type Flip-Flop; Positive-Edge Trigger; 3-State; Inverting	MSI	138
HC/HCT563*	Octal Transparent Latch; 3-State; Inverting	MSI	142
HC/HCT564*	Octal D-Type Flip-Flop; Positive-Edge Trigger; 3-State; Inverting	MSI	138
HC/HCT573*	Octal Transparent Latch; 3-State	MSI	142
HC/HCT574*	Octal D-Type Flip-Flop; Positive-Edge Trigger; 3-State	MSI	138
HC/HCT670	4 x 4 Register File; 3-State	MSI	146
HC/HCT40105	4 Bits x 16 Words FIFO Register	MSI	159
<b>Shift Registers</b>			
HC/HCT164	8-Bit Serial-In/Parallel-Out Shift Register	MSI	126
HC/HCT165	8-Bit Parallel-In/Serial-Out Shift Register	MSI	126
HC/HCT166	8-Bit Parallel/Serial-In/Serial-Out Shift Register	MSI	59
HC/HCT194	4-Bit Bidirectional Universal Shift Register	MSI	130
HC/HCT195	4-Bit Parallel Access Shift Register	MSI	69
HC/HCT299*	8-Bit Universal Shift Register; 3-State	MSI	90
HC/HCT4015	Dual 4-Bit Serial-In/Parallel-Out Shift Register	MSI	148
HC/HCT4094	8-Stage Shift-and-Store Bus Register	MSI	153
HC/HCT40104*	4-Bit Bidirectional Universal Shift Register; 3-State	MSI	159
<b>Arithmetic Circuits</b>			
HC/HCT85	4-Bit Magnitude Comparator	MSI	117
HC/HCT384	8-Bit Serial/Parallel Two's Complement Multiplier	MSI	140
HC/HCT688	8-Bit Magnitude Comparator	MSI	147

\*Types with a bus driver output stage.



# QMOS Product Selection Guide (Cont'd)

Type	Function/Description	Classification	Page
<b>CD54/74</b>			
<b>Counters</b>			
HC/HCT160	Presettable Synchronous BCD Decade Counter; Asynchronous Reset	MSI	125
HC/HCT161	Presettable Synchronous 4-Bit Binary Counter; Asynchronous Reset	MSI	125
HC/HCT162	Presettable Synchronous BCD Decade Counter; Synchronous Reset	MSI	125
HC/HCT163	Presettable Synchronous 4-Bit Binary Counter; Synchronous Reset	MSI	125
HC/HCT190	Presettable Synchronous BCD Decade Up/Down Counter	MSI	128
HC/HCT191	Presettable Synchronous 4-Bit Binary Up/Down Counter	MSI	128
HC/HCT192	Presettable Synchronous BCD Decade Up/Down Counter	MSI	129
HC/HCT193	Presettable Synchronous 4-Bit Binary Up/Down Counter	MSI	129
HC/HCT390	Dual Decade Ripple Counter	MSI	141
HC/HCT393	Dual 4-Bit Binary Ripple Counter	MSI	141
HC/HCT4017	Johnson Decade Counter with 10 Decoded Outputs	MSI	149
HC/HCT4020	14-Stage Binary Ripple Counter	MSI	101
HC/HCT4024	7-Stage Binary Ripple Counter	MSI	149
HC/HCT4040	12-Stage Binary Ripple Counter	MSI	106
HC/HCT4060	14-Stage Binary Ripple Counter with Oscillator	MSI	152
HC/HCT4518	Dual Synchronous BCD Counter	MSI	156
HC/HCT4520	Dual 4-Bit Synchronous Binary Counter	MSI	156
HC/HCT40102	8-Bit Synchronous BCD Down Counter	MSI	158
HC/HCT40103	8-Bit Binary Down Counter	MSI	158
<b>Multiplexers</b>			
HC/HCT151	8-Input Multiplexer	MSI	122
HC/HCT153	Dual 4-Input Multiplexer	MSI	123
MC/HCT157	Quad 2-Input Multiplexer	MSI	124
HC/HCT158	Quad 2-Input Multiplexer; Inverting	MSI	55
HC/HCT251	8-Input Multiplexer; 3-State	MSI	80
HC/HCT253	Dual 4-Input Multiplexer; 3-State	MSI	132
HC/HCT257*	Quad 2-Input Multiplexer; 3-State	MSI	133
HC/HCT354*	8-Input Multiplexer/Register; 3-State	MSI	135
HC/HCT356*	8-Input Multiplexer/Register; 3-State	MSI	135
<b>Decoders/Encoders</b>			
HC/HCT42	BCD to Decimal Decoder (1-of-10)	MSI	116
HC/HCT138	3-to-8-Line Decoder/Demultiplexer; Inverting	MSI	50
HC/HCT139	Dual 2-to-4-Line Decoder/Demultiplexer	MSI	121
HC/HCT147	10-to-4-Line Priority Encoder	MSI	122
HC/HCT154	4-to-16-Line Decoder/Demultiplexer	MSI	123
HC/HCT238	3-to-8-Line Decoder/Demultiplexer	MSI	50
HC/HCT280	9-Bit Odd/Even Parity Generator/Checker	MSI	134
HC/HCT4511	BCD-to-7-Segment Latch/Decoder/Driver	MSI	154
HC/HCT4514	4-to-16-Line Decoder/Demultiplexer with Input Latches	MSI	155
HC/HCT4515	4-to-16-Line Decoder/Demultiplexer with Input Latches	MSI	155
HC/HCT4543	BCD-to-7-Segment Latch/Decoder/Driver for LCDS	MSI	157
<b>Switches</b>			
HC/HCT4016	Quad Bilateral Switch	SSI	148
HC/HCT4051	8-Channel Analog Multiplexer/Demultiplexer	MSI	151
HC/HCT4052	Dual 4-Channel Analog Multiplexer/Demultiplexer	MSI	151
HC/HCT4053	Triple 2-Channel Analog Multiplexer/Demultiplexer	MSI	151
HC/HCT4066	Quad Bilateral Switch	SSI	148
HC/HCT4067	16-Channel Analog Multiplexer/Demultiplexer	MSI	152
<b>Bus Transceivers</b>			
HC/HCT242*	Quad Bus Transceiver; 3-State; Inverting	MSI	75
HC/HCT243*	Quad Bus Transceiver; 3-State	MSI	75
HC/HCT245*	Octal Bus Transceiver; 3-State	MSI	132
HC/HCT640*	Octal Bus Transceiver; 3-State; Inverting	MSI	144
HC/HCT643*	Octal Bus Transceiver; 3-State; True/Inverting	MSI	144
HC/HCT646*	Octal Bus Transceiver/Register; 3-State	MSI	145
HC/HCT648*	Octal Bus Transceiver/Register; 3-State; Inverting	MSI	145
<b>Schmitt Triggers</b>			
HC/HCT14	Hex Inverting Schmitt Trigger	SSI	114
HC/HCT132	Quad 2-Input NAND Schmitt Trigger	SSI	121
<b>One-Shot Multivibrators</b>			
HC/HCT123	Dual Retriggerable Monostable Multivibrator with Reset	MSI	120
HC/HCT221	Dual Monostable Multivibrator with Reset	MSI	120
HC/HCT423	Dual Retriggerable Monostable Multivibrator with Reset	MSI	120
HC/HCT4538	Dual Retriggerable Precision Monostable Multivibrator	MSI	156
HC/HCT297	Digital Phase-Locked-Loop Filter	MSI	134
HC/HCT4046	Phase-Locked Loop with VCO	MSI	150

\*Types with a bus driver output stage.

## Cross-Reference Guide

Generic Device Number	RCA		Phillips/Signetics		Motorola		National		Texas Instruments	
	HC	HCT	HC	HCT	HC	HCT	HC	HCT	HC	HCT
00	•	•	•	•	•	•	•	•	•	
02	•	•	•	•	•		•	•	•	
04	•	•	•	•	•	•	•	•	•	
08	•	•	•	•	•		•	•	•	
10	•	•	•	•	•		•	•	•	
11	•	•	•	•	•		•		•	
14	•	•	•	•	•		•		•	
20	•	•	•	•	•		•		•	
27	•	•	•	•	•		•		•	
32	•	•	•	•	•		•		•	
42	•	•	•	•	•		•		•	
73	•	•	•	•	•		•		•	
74	•	•	•	•	•		•		•	
75	•	•	•	•	•		•		•	
85	•	•	•	•	•		•		•	
86	•	•	•	•	•		•		•	
107	•	•	•	•	•		•		•	
109	•	•	•	•	•		•		•	
112	•	•	•	•	•		•		•	
123	•	•	•	•	•		•		•	
132	•	•	•	•	•	•	•	•	•	
138	•	•	•	•	•	•	•	•	•	
139	•	•	•	•	•		•	•	•	
147	•	•	•	•	•		•		•	
151	•	•	•	•	•		•		•	
153	•	•	•	•	•		•		•	
154	•	•	•	•	•		•		•	
157	•	•	•	•	•		•		•	
158	•	•	•	•	•		•		•	
160	•	•	•	•	•		•		•	
161	•	•	•	•	•		•		•	
162	•	•	•	•	•		•		•	
163	•	•	•	•	•		•		•	
164	•	•	•	•	•		•		•	
165	•	•	•	•	•		•		•	
166	•	•	•	•	•		•		•	
173	•	•	•	•	•		•		•	
174	•	•	•	•	•		•		•	
175	•	•	•	•	•		•		•	
190	•	•	•	•	•		•		•	
191	•	•	•	•	•		•		•	
192	•	•	•	•	•		•		•	
193	•	•	•	•	•		•		•	
194	•	•	•	•	•		•		•	
195	•	•	•	•	•		•		•	
221	•	•	•	•	•		•		•	
238	•	•	•	•	•		•		•	
240	•	•	•	•	•	•	•	•	•	
241	•	•	•	•	•	•	•	•	•	
242	•	•	•	•	•	•	•	•	•	
243	•	•	•	•	•		•	•	•	
244	•	•	•	•	•	•	•	•	•	
245	•	•	•	•	•	•	•	•	•	
251	•	•	•	•	•		•		•	
253	•	•	•	•	•		•		•	
257	•	•	•	•	•		•		•	
259	•	•	•	•	•		•		•	
273	•	•	•	•	•		•		•	
280	•	•	•	•	•		•		•	
297	•	•	•	•	•		•		•	

## Cross-Reference Guide

Generic Device Number	RCA		Phillips/Signetics		Motorola		National		Texas Instruments	
	HC	HCT	HC	HCT	HC	HCT	HC	HCT	HC	HCT
299	•	•	•	•	•		•		•	
354	•	•	•	•	•		•		•	
356	•	•	•	•	•		•		•	
365	•	•	•	•	•		•		•	
366	•	•	•	•	•		•		•	
367	•	•	•	•	•		•		•	
368	•	•	•	•	•		•		•	
373	•	•	•	•	•	•	•	•	•	
374	•	•	•	•	•	•	•	•	•	
377	•	•	•	•	•		•		•	
384	•	•	•	•	•		•		•	
390	•	•	•	•	•		•		•	
393	•	•	•	•	•		•		•	
423	•	•	•	•	•		•		•	
533	•	•	•	•	•		•		•	
534	•	•	•	•	•		•		•	
540	•	•	•	•	•		•		•	
541	•	•	•	•	•		•		•	
563	•	•	•	•	•		•		•	
564	•	•	•	•	•		•		•	
573	•	•	•	•	•		•		•	
574	•	•	•	•	•		•		•	
640	•	•	•	•	•	•	•	•	•	
643	•	•	•	•	•	•	•	•	•	
646	•	•	•	•	•		•		•	
648	•	•	•	•	•		•		•	
670	•	•	•	•	•		•		•	
688	•	•	•	•	•	•	•		•	
4002	•	•	•	•	•		•		•	
4015	•	•	•	•	•		•		•	
4016	•	•	•	•	•		•		•	
4017	•	•	•	•	•		•		•	
4020	•	•	•	•	•		•		•	
4024	•	•	•	•	•		•		•	
4040	•	•	•	•	•		•		•	
4046	•	•	•	•	•		•		•	
4049	•	•	•	•	•		•		•	
4050	•	•	•	•	•		•		•	
4051	•	•	•	•	•		•		•	
4052	•	•	•	•	•		•		•	
4053	•	•	•	•	•		•		•	
4060	•	•	•	•	•		•		•	
4066	•	•	•	•	•		•		•	
4067	•	•	•	•	•		•		•	
4075	•	•	•	•	•		•		•	
4094	•	•	•	•	•		•		•	
4511	•	•	•	•	•		•		•	
4514	•	•	•	•	•		•		•	
4515	•	•	•	•	•		•		•	
4518	•	•	•	•	•		•		•	
4520	•	•	•	•	•		•		•	
4538	•	•	•	•	•		•		•	
4543	•	•	•	•	•		•		•	
40102	•	•	•	•	•		•		•	
40103	•	•	•	•	•		•		•	
40104	•	•	•	•	•		•		•	
40105	•	•	•	•	•		•		•	

---





## Description of QMOS Product Line

## QMOS Family Description

The RCA QMOS series of high-speed CMOS integrated circuits includes a functionally complete set of LSTTL equivalent types and selected equivalent CMOS CD4000-series types. The CD4000-series types selected are unique to CMOS families because of the versatility of the CMOS technology in relation to the bipolar technology. Each type will be offered in two versions:

1. CD54/74HCTXXXX-series types, which feature LSTTL input-voltage-level compatibility.
2. CD54/74HCXXXX-series types, which feature CMOS input-voltage-level compatibility.

A third version, CD54/74HCU, is an unbuffered type for linear or high-speed oscillation applications.

The QMOS family consists of a comprehensive set of buffers, transceivers, and registers that are popular in computer systems. A wide variety of popular logic, MUX's, encoders/decoders, counters, arithmetic units, multivibrators, display drivers, and phase-lock loops complete the family. Table I shows a breakdown of the QMOS Family by logic function:

TABLE I — The QMOS Family

Device Type	Number of Functions
Inverters/Buffers/Bus Drivers	13
Flip-Flops/Latches/Registers	22
Bus Transceivers	7
Shift Registers	9
Counters	18
Decoders/Encoders	11
Multiplexers	9
Multivibrators	4
Gates/Schmitt Triggers	13
Phase-Lock Loops	2
Bilateral Switches	6
Arithmetic Circuits	3

### QMOS Family Features

- Function and pinning identical to the LSTTL and CD4000-series circuits.
- CMOS outputs for maximum noise margins.
- Fan-out (over temperature):  
Standard Outputs — 10 LSTTL loads  
Bus-Driver Outputs — 15 LSTTL loads
- Wide operating temperature range:  
CD74HC/HCT/HCU: -40 to +85°C  
CD54HC/HCT/HCU: -55 to +125°C
- Balanced propagation and transition times.
- Significant power reduction compared to LSTTL logic.
- Alternate source — Philips/Signetics

### Series Features

#### CD54HCXXXX/CD74HCXXXX Series

- 2 to 6V operation.
- High noise immunity:  $N_{IL} = 20\%$ ,  $N_{IH} = 30\%$  at  $V_{CC} = 5V$ .


#### CD54HCTXXXX/CD74HCTXXXX Series

- 4.5 to 5.5V operation.
- Direct LSTTL input logic compatibility  
 $V_{IL} = 0.8V$  (max),  $V_{IH} = 2.0V$  (min).
- CMOS input compatibility  
 $I_{IL}, I_{IH} \leq 1\mu A$  at  $V_{OL}, V_{OH}$

### Technology Overview

The high speeds and low quiescent power dissipation that characterize the RCA QMOS family are made possible by utilizing a three-micron, self-aligned silicon-gate, CMOS process. The three-micron process minimizes the internal parasitic capacitances of the circuit, which results in increased switching speed.

The polysilicon gates of the transistors are deposited over a thin gate oxide before the source and drain diffusions are defined. Ion implantation is then used to form the source and drain areas, with the polysilicon gates acting as a mask for the implantation. The source and drain are automatically aligned to the gate, hence the expression "self-aligned-gate" process. In this manner, gate-to-source and gate-to-drain capacitances are minimized. Junction capacitances, which are proportional to the junction area, are also reduced because of the shallower diffusions. Figure 1 shows the parasitic capacitances present in a CMOS inverter.



92CS-37075

Fig. 1—Parasitic capacitances in a CMOS inverter.

In contrast, the source and drain areas in a metal-gate CMOS process are formed before the gate is deposited. Moreover, the metal gate must overlap the source and drain to allow for alignment tolerances. These conditions result in higher overlap capacitances than those present in QMOS devices. The metal-gate process also employs deeper diffusions than those in the QMOS process and, consequently, has larger junction capacitances.

The QMOS structure features a three-micron gate length; the CD4000-series structure has a gate length of seven microns. The equation for the drain current of a MOSFET is:

$$I_{DS} = K' \frac{\text{width}}{\text{length}} [(gate\ voltage) - (threshold\ voltage)]^2$$

where  $K'$  is the "beta" of the MOSFET. Therefore, a shorter gate length results in higher drive capability, which in turn increases the speed at which a transistor can charge or discharge capacitance.

The polysilicon in a silicon-gate process is also an interconnect layer; thus, there are three levels of interconnect (diffusion, polysilicon, and metal) instead of the two layers (diffusion and metal) present in a metal-gate process. This situation aids in making a more compact die. Figure 2 compares the cross sections of the seven-micron metal-

gate CMOS structure and the three-micron silicon-gate QMOS structure.

### Input Characteristics

The inputs of QMOS devices are voltage-level sensitive, and do not require current, except for input leakage. The switching characteristics for the HC and HCT versions are illustrated in Figs. 3 and 4, respectively. These characteristics exhibit a very sharp transition that is very stable over the operating temperature range.




Fig. 2.—Crosssectional view of (a) the seven-micron CD4000B-Series structure and (b) three-micron QMOS structure.




Fig. 3—Switching characteristics of QMOS HC-series types.




Fig. 4—Switching characteristics of QMOS HCT-series types.

The noise immunity, at  $V_{CC} = 5V$ , for all QMOS versions is highlighted in Table II.

**Table II—Noise Immunity at  $V_{CC} = 5V$  for QMOS devices.**


	HC	HCT	HCU
$V_{IL} \text{ (max)}$	1.0	0.8	1.0
$V_{IH}$	3.5	2.0	4.0

The HC (with a few gate exceptions) and HCT types have buffered inputs with discrete inverters that eliminate the dependence of the switching characteristic on the level of the other inputs.

All unused inputs on a QMOS device must be terminated to  $V_{CC}$  or ground. This practice is recommended when using TTL logic families to reduce power, but is sometimes not followed. Tying the unused inputs as noted avoids logic errors, unnecessary power consumption, and possible damage to the device.


### Input Protection

QMOS device inputs have a resistor-diode protection network, shown in Fig. 5, that protects the gate oxide from electrostatic discharge (ESD) damage. The network provides protection to levels typically greater than 2kV in all modes pertaining to the input, as shown in Fig. 6. The 2kV figure was arrived at by testing devices in the ESD test circuit shown in Fig. 7 while conforming to the MIL-STD-38510 requirements. The recommended handling practices for QMOS devices are similar to those described in RCA Application Note ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."




92CS-37083

**Fig. 5—Resistor-diode protection network used on inputs of QMOS devices to protect device gate oxide from electrostatic discharge damage.**



92CL-29324R1

**Fig. 6—QMOS input modes.**



$C_H$  = HUMAN BODY CAPACITANCE TO GROUND  
 $R_S$  = BODY SOURCE RESISTANCE

92CS-37074

**Fig. 7—Test circuit used to measure electrostatic discharge (ESD) resistance in QMOS circuits.**



### Input Currents

Both HC and HCT QMOS versions have ultra-low input currents, typically less than 10 pA. The input current is specified at  $\pm 1 \mu\text{A}$  for the full temperature range and results from the reverse leakages of the input-protection diodes. Note that the HCT version does not utilize any internal pull-up mechanisms at the input, and therefore both HC and HCT inputs present only a capacitive load, thus making fanout nearly infinite, as discussed below under the heading **Interfacing and Noise Margins**.

When the input voltage exceeds  $V_{CC}$  or is below ground by greater than 500 mV, the input-protection diodes turn on and conduct current. The maximum input-current,  $I_{IK}$ , should not exceed  $\pm 20 \text{ mA}$ . A resistor should be used in series with the input to limit the current to below  $\pm 20 \text{ mA}$  if this input condition exists.

### Input Interaction

Another effect of the input-protection network is the imposition of a parasitic transistor between adjacent input pins. Fig. 8 shows this transistor.




Fig. 8—Parasitic transistor caused by input-protection network.

This parasitic transistor may cause undesirable interaction between adjacent inputs if the input level is greater than  $V_{CC} + V_{diode}$ . RCA QMOS devices minimize the alpha ( $I_E/I_C$ ) to less than 0.05. This feature of the RCA QMOS inputs permits proper logic operation in the presence of most transients and also allows high-to-low voltage translation via series input resistors.

### Output Characteristics

QMOS outputs make use of a totem-pole CMOS configuration, which is different from the LSTTL output; both outputs are shown in Fig. 9. QMOS outputs meet the voltage-level requirements necessary to interface to CMOS inputs, and the drive and current requirements needed to interface to bipolar inputs; i.e., LS, ALS, FAST, etc.

The outputs of the QMOS devices are classified into two categories: standard and bus drive. The two outputs differ in the output transistor widths needed to meet drive and current requirements.

### Output Protection

The outputs in a QMOS device are protected from ESD damage by diodes. Figure 10 shows these diodes. Because of the large geometries (widths) of the output transistors, the inherent diodes are utilized. These diodes are the drain to n-substrate junction of the p device and the drain to p-well junction of the n device. This network provides protection to voltage levels typically greater than 3 kV in all modes pertaining to the output, Fig. 6.




Fig. 9—Comparison of QMOS (a) and LSTTL (b) outputs.




Figure 10—Inherent diodes protecting QMOS output.

### Output Currents

QMOS outputs are specified for both CMOS and LSTTL loads. Since CMOS inputs are voltage sensitive and the only current is leakage current, the specification is for  $I_O = \pm 20 \mu\text{A}$  (20 CMOS loads). The outputs are also specified at  $I_O = 4 \text{ mA}$  (10 LSTTL loads) and  $6 \text{ mA}$  (15 LSTTL loads) for standard and bus-drive outputs, respectively. The corresponding  $V_{OL}(\text{max})$  and  $V_{OH}(\text{min})$  for the outputs, are illustrated in Table III.

Table III—Output drive specifications.

Characteristic	Test Conditions/Limits				UNIT
	$I_O$	25°C	-40/85°C	-55/125°C	
High-Level Output Voltage $V_{OH}(\text{min})$	-20 $\mu\text{A}$	4.4	4.4	4.4	V
	-4mA	3.98	3.84	3.7	
	-6mA (Bus)	3.98	3.84	3.7	
Low-Level Output Voltage $V_{OL}(\text{max})$	20 $\mu\text{A}$	0.1	0.1	0.1	V
	4mA	0.26	0.33	0.4	
	6mA (Bus)	0.26	0.33	0.4	

$V_{CC} = 4.5 \text{ V}$

The maximum current per output pin,  $I_O$ , is  $\pm 25$  mA and  $\pm 35$  mA for standard and bus-drive outputs, respectively. This maximum current rating is specified when the outputs are in their active regions:  $-0.5V < V_O < V_{CC} + 0.5V$ . The maximum current rating per power pin,  $V_{CC}$  or ground, is 50 mA and 70 mA for standard or bus-drive, respectively.

When the output voltage exceeds  $V_{CC}$  or is below ground by greater than 500 mV the output protection diodes turn on and conduct current. The maximum current,  $I_{O,K}$ , should not exceed  $\pm 20$  mA.

### Dynamic Characteristics

The RCA QMOS family is designed to meet the dynamic switching speeds and operating frequency of low-power Schottky TTL. When compared to metal-gate CD4000 and 74C series CMOS, QMOS shows a 10 to 1 improvement in ac performance. QMOS types feature balanced propagation delays and transition times specified for  $V_{CC} = 4.5V$  and  $C_L = 50$  pF. Each QMOS data sheet will also specify the typical propagation delay at  $V_{CC} = 5V$  and  $C_L = 15$  pF, so that the user can relate to the equivalent LSTTL specification. Test waveforms for the HC and HCT types are shown at the end of this section.

### Capacitive Load ( $C_L$ ) Determination


The external capacitive loading ( $C_L$ ) seen by a QMOS output is needed to calculate the propagation delay and operating power dissipation of a logic function. The three components of  $C_L$  at a logic node are:

1.  $n C_{IN}$  where  $n$  is the fan-out.
2.  $m C_{OUT}$  where  $m$  is the number of three-state outputs on a logic bus.
3.  $C_{STRAY}$  which is the effective wiring and interconnect capacitance.

$$C_L = n C_{IN} + (m - 1)C_{OUT} + C_{STRAY} \quad (1)$$

$C_{IN}$  is shown in Fig. 11 for typical HCT and HC inputs. Note that  $C_{IN}$  has peak values at the respective switch points of HCT (1.4V) and HC (2.5V). Capacitance on either side of the peak is a summation of package, lead-frame, reverse biased input diode, and CMOS gate-to-source/drain capacitance. The peak capacitance results from the Miller multiplication of  $C$  gate-to-drain in the high-gain linear-transition region. The values of  $C_{IN}$  that most typically represent the average loading effect are 4 pF for HCT inputs and 3 pF for HC inputs.  $C_{IN}$  for HCT inputs is higher than that for HC inputs because of the required large gate-to-source/drain capacitance of the large NMOS device widths.

Output capacitance ( $C_{OUT}$ ) is typically 10 pF for both HCT and HC bus-driver outputs when these versions are in their high-Z state, the only state where  $C_{OUT}$  loading is a factor.



92CS-37077

Fig. 11— $C_{IN}$  as a function of  $V_{IN}$ .

The wiring and interconnect capacitance ( $C_{STRAY}$ ) is determined by estimates of interconnect capacitance and wiring capacitance. These capacitances are highly variable because of differences in interwiring techniques. One often used high-speed wiring technique utilizes strip line with 100-ohm characteristic impedance.  $C_{STRAY}$  in this case is typically 20 pF per foot. Capacitances of sockets and connectors are available from their manufacturers. In a bus system,  $C_{STRAY}$  is the largest single  $C_L$  component, as the following example illustrates:

#### Bus Specification

- No. of fan-outs ( $n$ ) = 10
- No. of Bus Drivers ( $m$ ) = 5
- Length of Wiring = 7 ft.

From Equation (1):

$$C_L = 10 \times 2.5 \text{ pF} + 4 \times 10 \text{ pF} + 7 \times 20 \text{ pF} \\ = 25 \text{ pF} + 40 \text{ pF} + 140 \text{ pF} = 205 \text{ pF}$$


Using the capacitive-loading propagation-delay loading factor for  $C_L$ , the bus-driver propagation delays are extended by  $.037 \text{ ns/pF}$  or  $.037 \text{ ns} \times 205 \text{ pF} = 7.58 \text{ ns}$ .

### Propagation Delays

**Propagation delays versus Supply Voltage** — The dynamic performance of a CMOS device is related to its drain characteristics. The drain characteristics are related to the thresholds and gate-to-source voltage potential,  $V_{GS}$ . The  $V_{GS}$  potential is equal to the power-supply potential,  $V_{CC}$ . Therefore, a reduction in  $V_{CC}$  adversely affects the drain characteristics which, in turn increases the propagation delays. An increase in  $V_{CC}$  decreases the propagation delays.

The HCT-version voltage range is  $5V \pm 10\%$ . Over this range, the effects of propagation delays on performance

are minimal. However, the voltage range recommended for the HC-version is 2 to 6V. Over such a wide range, the effects on dynamic performance of propagation delay are appreciable. The typical dynamic characteristics for the HC version, normalized to 4.5V performance, are illustrated in Fig. 12.



**Fig. 12—Typical dynamic characteristics versus supply voltage normalized to 4.5V dynamic characteristics.**

The typical propagation delay for any voltage can be calculated from the normalized dynamic performance by the following relationship:

$$t_{pd}(V) = t_{pd}(4.5V) \times C \quad (2)$$

where C = normalized delay at the voltage desired.

**Propagation Delay Versus Capacitance** — The dependence of propagation delay on capacitive loading in the QMOS technology has been reduced, in reference to CD4000 CMOS family, to a point where it is similar to that of LSTTL and ALS-series devices. The dependence,  $t(C_L)$  at  $V_{CC} = 4.5V$ , is typically 0.055 ns/pF and 0.037 ns/pF for standard and bus-drive outputs, respectively, as compared to a typical value of 1 ns/pF for the CD4000 series.

The propagation delay can, then, be computed for any load by using the following relationship:

$$t_{pd}(C_L) = t_{pd}(50 \text{ pF}) + t(C_L)[C_L - 50 \text{ pF}] \quad (3)$$

**Propagation Delay Versus Temperature** — Since an increase in temperature causes a decrease in electron and hole mobilities, a temperature increase will cause an increase in QMOS propagation delays. Correspondingly, ac performance improves with lower temperatures. Typically, speeds derate linearly from 25°C at about  $-0.3\%/^{\circ}\text{C}$ .

Therefore, the propagation delay can be computed at any temperature between  $-55^{\circ}\text{C}$  and  $+125^{\circ}\text{C}$  by using the following relationship:

$$t_{pd}(T) = t_{pd}(25^{\circ}\text{C}) \{1 + [(T(^{\circ}\text{C}) - 25)(0.003 \text{ (ns}/^{\circ}\text{C}))]\} \quad (4)$$

## Output Transition Times

Table IV shows the RCA standard and maximum ratings for output transition times applicable to all standard and bus-driver outputs. Typical values are approximately one half the maximum values. Practical unspecified minimum values are one fourth the limit values.

**Table IV—Output Transition Time Limits for  $C_L = 50 \text{ pF}$**


Output	$V_{CC}$ (V)	Maximum Output Transition Times (ns)		
		$T_A = 25^{\circ}\text{C}$	$T_A = 85^{\circ}\text{C}$	$T_A = 125^{\circ}\text{C}$
Standard	2	75	95	110
	4.5*	15	19	22
	6	13	16	19
Bus Driver	2	60	75	90
	4.5*	12	15	18
	6	10	13	15

\*Specification for CD54HCT and CD74HCT types.

## Power Supply Considerations

**Power Supply Voltages** — The QMOS HC and HCU versions have a power-supply range of 2 to 6 V; the absolute-maximum voltage rating is 7 V. The ability to use QMOS HC types with a 2-V supply makes these devices particularly useful in battery-operated equipment, especially systems including memories that feature 2-V standby operation. The absolute-maximum supply or ground current, per pin, is  $\pm 50 \text{ mA}$  for types with standard output drive, and  $\pm 70 \text{ mA}$  for types with bus-driver outputs.

The operating supply range for QMOS CD74HCT types is 4.5 V to 5.5 V,  $5 \text{ V} \pm 10\%$ , while the supply range for 74LS types is 4.75 V to 5.25 V,  $5 \text{ V} \pm 5\%$ . These figures indicate that there is more tolerance in the regulation of the QMOS system supply than is the case with other technologies. The maximum voltage indicated for HC and HCU QMOS versions also applies to HCT versions. The advantages of using QMOS with its wider voltage supply range are illustrated in Fig. 13.



**Fig. 13—Power-supply ranges for 74LS, CD74HCT, CD74HC, and CD74HCU versions of the QMOS family of devices.**

**Power Consumption** — The power consumption of a QMOS device is composed of two components, one static, the other dynamic. The static component is the result of quiescent current, current caused by reverse junction leakage. The dynamic component results from transient currents required to charge and discharge the output capacitive load, transient currents caused by internal capacitance, and transients resulting from the overlapping of active p and n transistors. The latter two transients constitute a component represented by the value  $C_{pd}$ . Thus, the power consumption of a QMOS device is:

$$P = I_{CC}V_{CC} + C_{pd}V_{CC}^2 f_i + \Sigma C_L V_{CC}^2 f_o \quad (5)$$

where  $I_{CC}$  = quiescent current  
 $V_{CC}$  = supply voltage  
 $f_i$  = input frequency  
 $f_o$  = output frequency  
 $C_{pd}$  = device equivalent capacitance load  
 $C_L$  = load capacitance

The specific method used to measure  $C_{pd}$  is given in the Appendix.


The power consumption of an LSTTL device is also composed of a static and a dynamic component. LSTTL, because of its bipolar technology, requires higher static currents than those required by the CMOS technology. A comparison of the two technologies is given in Table V,

which indicates the large quiescent (static) power differences between the LSTTL and QMOS technologies.

**Table V—QMOS and LSTTL Quiescent Current**

Device Complexity	QMOS				LSTTL
	Typical	25°C	85°C	125°C	125°C
SSI	2 nA	2 $\mu$ A	20 $\mu$ A	40 $\mu$ A	4.4 mA
FF	4 nA	4 $\mu$ A	40 $\mu$ A	80 $\mu$ A	8 mA
MSI	8 nA	8 $\mu$ A	80 $\mu$ A	160 $\mu$ A	10 mA / 95 mA

The dynamic power consumption of a QMOS device is frequency dependent, but it should be noted that LSTTL power consumption is also frequency dependent at frequencies greater than 1 MHz. At frequencies less than 1 MHz the dynamic component is negligible compared to the static component. The average power consumption of QMOS and LSTTL equivalents is illustrated in Fig. 14 for four device types. Since all of the functions in a multifunctional LSTTL device are biased when power is applied, the QMOS device characteristics are plotted for a single function and for the total package for the purposes of comparison.



**Fig. 14—Power versus frequency graphs for the (a) LS/HC00, (b) LS/HC74, (c) LS/HCT138, and (d) LS/HC243.**



In most systems, the percentage of the total system operating at the maximum frequency is small because most of the system is clocked at frequencies much lower than the master clock frequency. Thus, even a small system composed of QMOS devices, whose power dissipation is proportional to switching frequency, will exhibit substantial savings in power consumption in relation to a comparable LSTTL system. Table VI shows an excellent example of the power savings obtainable.

Table VI—Example of Power Savings

74HCT74 CMOS vs 74LS74 TTL

8 MHz Clock → +64 → f<sub>O</sub> = 125 KHz


USE 6 "D" FF OR 3 74XX74 IC's

STAGE	IC-1		IC-2		IC-3		—
	#1	#2	#3	#4	#5	#6	
f <sub>IN</sub> (MHz)	+2	+2	+2	+2	+2	+2	—
74LS74 POWER (mW)	8	4	2	1	0.5	0.25	LS TOTAL 95 mW
74HCT74 POWER (mW)	22.0	18.0	18.0	14.0	13.0	12.0	HCT TOTAL 30.5
% POWER SAVING CMOS/LSTTL	15.0	8.0	4.0	2.0	1.0	0.5	NET % POWER SAVING 68

**Power-Supply Requirements** — The average power consumption of QMOS systems is usually low, and can be predicted by summing the total power for each QMOS logic function using equation 5. The bulk of this power dissipation is caused by transient switching currents; therefore, the power supply used should be able to supply this transient current. In addition, a decoupling capacitor of 10 nF per standard output device is suggested. For octal bus-driver devices, a 0.1 μF capacitance connected from V<sub>CC</sub> to ground is suggested as a means of absorbing the switching-transient current.

### Interfacing and Noise Margins

Because of the characteristics of the CMOS output, the QMOS family is very versatile in interfacing between different logic families. This capability including the corresponding fanout is illustrated in Figure 15.



92CS-37079

Fanout From:	To Corresponding Logic Families:					
HC/HCT	TTL	LS	ALS	FAST	S/AS	4000, 74C
Standard Types	2	10	20	6	2	See Text
Bus Drivers	3	15	30	10	3	

Fig. 15—QMOS Interfacing capability and corresponding fanout to other logic families.

Note that the fanout to CMOS devices is limited only by the input rise and fall times, which are dependent on the capacitive loading, C<sub>L</sub>. This dependence can be computed by the following relationship:

$$t_r, t_f = 2.2 RC_L \quad (6)$$

where R is the impedance of the output.

The QMOS HC types cannot be driven from any of the TTL families because the TTL output voltage high, V<sub>OH</sub>(min), does not satisfy the HC input voltage high, V<sub>IH</sub>(min), specification. The HCT types can be directly interfaced to the TTL families because the HCT input voltage high, V<sub>IH</sub>(min), specification is less than the TTL output voltage high, V<sub>OH</sub>(min). The problem with the HC types can be eliminated by using a pull-up resistor as illustrated in Figure 16,




Fig. 16—Use of pull-up resistor to interface TTL and HC devices.

however this method will cause degradation of the following QMOS characteristics:

1. dynamic performance — increases t<sub>pHL</sub> and t<sub>THL</sub>
2. power consumption — increases when output is logic 0 because of the current path from V<sub>CC</sub> to ground through the resistor
3. fanout — decreases because of current requirement through resistor
4. noise margin — decreases because of increase in V<sub>OL</sub> (max)
5. reliability — increases component count and the number of solder joints

**Table VII—Comparison of Noise Margins Resulting from the Interfacing of HC/HCT-series QMOS devices with other logic products**

$T_A = -55^\circ\text{C to } +125^\circ\text{C}$   
 $V_{CC} = 5\text{ V} \pm 10\%$

	VOL	VOH	VIL	VIH	NOISE MARGIN		IMPROVEMENT MULTIPLIER HC/HCT TO LSTTL	
					$V_{NH} = V_{IL} - V_{OL}$	$V_{NH} = V_{OH} - V_{IH}$	NOISE MARGIN LOW	NOISE MARGIN HIGH
HC TO HC	0.1 V	4.9 V	1.0 V	3.5 V	0.9 V	1.4 V	2.25	2.0
HC TO HCT	0.1 V	4.9 V	0.8 V	2.0 V	0.7 V	2.9 V	1.75	4.14
HC, HCT TO LS	0.4 V	3.7 V	0.8 V	2.0 V	0.4 V	1.7 V	1.0	2.43
LS TO LS	0.4 V	2.7 V	0.8 V	2.0 V	0.4 V	0.7 V	—	—

When interfacing between logic families, the noise margins will be affected. For optimum noise margins the HC family should be used. The noise margins, normalized to LSTTL, resulting from the interfacing of HC/HCT devices to other families are illustrated in Table VII.

before the switching point of the next sequential circuit is reached, a logic error will occur. This situation is illustrated in Figure 17.



**System (Parallel) Clocking**

When utilizing the QMOS family in synchronously clocked systems, the following guidelines should be followed. Because of variations in switching points between devices, a slow clock edge could cause a logic error. If data in one of the synchronously clocked circuits changes

$V_{S1}$  = Switching point, device 1  
 $V_{S2}$  = Switching point, device 2  
 $t_p$  = Propagation delay

Because of variations in input threshold voltages among QMOS HC-version devices, the maximum-clock-pulse rise or fall time should adhere to the following relationship:

$$t_r, t_f (\text{max}) < 2 t_p (\text{max}) \quad (7)$$



92CS-37081

**Fig. 17—Result of changing data in one synchronously clocked circuit before the switching point of the next sequential circuit is reached.**

In a system where HC, HCT, and TTL-type families are mixed, the maximum clock pulse rise or fall times should adhere to the following relationship:

$$t_r, t_f (\text{max}) < t_p (\text{max}) \quad (8)$$

It is recommended that a Schmitt trigger circuit be utilized if wave shaping is required.

The maximum rise or fall time into any QMOS device, HC or HCT, must be limited to 1000, 500, and 400 ns at 2, 4.5, and 6 volts, respectively. If these limits are exceeded, noise on the input or power supply may cause the outputs to oscillate during transition. This oscillation could cause logic errors and unnecessary power consumption.


**Three-State Output and Bus Considerations**

In the high-impedance state, the output leakage current is typically less than 2 nA. The current is junction leakage of the turned off NMOS and PMOS output transistors. The maximum output leakage current specifications are  $\pm 0.5$ ,  $\pm 5$ , and  $\pm 10 \mu\text{A}$  at 25, 85, and 125°C, respectively.

In applications where operating frequency is greater than or equal to 4 MHz, the bus termination shown in Figure 18 is recommended.


When devices with I/O pins are three-stated, it is important to have the inputs terminated, as explained in the section

on **Input Characteristics**. In systems where buses or PC cards may be removed while power is on, it is recommended that inputs connected to the peripheral be terminated to  $V_{CC}$  or ground through a 10k resistor, as shown in Figure 19.



92CS-37094

**Fig. 18—Recommended Bus Terminations**  
(Information courtesy of Beradine Products, BC, Canada.)



92CS-37082

**Fig. 19—Method of handling inputs in systems where buses or PC cords may be removed while power is on.**

---

## Standardized Capacitance Power Dissipation (CPD) Test Procedure

The purpose of the CPD number is to allow the user to estimate the actual power consumption of his system. Therefore, the table has been set up to exercise each device in the same manner as it would usually be used. Devices which are separable into independent sections are measured on a "per section" basis, the remaining are measured on a "per device" basis. Each part number's unique setup is listed in the "Pin Condition Table." The following paragraphs describe the generic set up for each class of devices:

**All part numbers:** Measurements are to be made at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ , and 3-state outputs both enabled and disabled.

**Gates:** Switch one input. Bias the remaining inputs such that the output switches.

**Latches:** Toggle as in a flip-flop.

**Flip-flops:** Switch the clock pin while changing "D" (or biasing "J" and "K") such that the output(s) change each clock cycle. For part numbers with common clocks, exercise the "D", "J", or "K" inputs of only one flip-flop. Set the inputs of the remaining flip-flops so they do not change state.

**Decoders / Demultiplexers:** Switch one address pin, which changes two outputs.

**Data Selectors / Multiplexers:** Switch one address input, with the corresponding data inputs at opposite logic levels, so that the output switches.

**Counters:** Switch the clock pin, with other inputs biased, such that the device counts.

**Shift Registers:** Switch the clock, adjust the data inputs such that the shift register fills with alternate 1's and 0's.

**Transceivers:** Switch one data input. For bi-directional transceivers enable only one direction.

**One Shots:** TO BE DETERMINED

**Parity Generators:** Switch one input.

**Priority Encoders:** Switch the lowest priority input.

**Rams:** TO BE DETERMINED

**Display Drivers:** Switch one input such that approximately half the outputs change state.

**ALUs / Adders:** Switch one least significant input bit, bias the remaining inputs so that the the device is alternately adding 0000 (binary) or 0001 (binary) to 1111 (binary).

Since CPD is a measure of device power consumption, and not that of the driven load, each output would ideally be unloaded. However, this is impractical with automatic testers which often have 30 to 40 pF hanging on each pin. Therefore, each output which is switching should be loaded with the standard 50 pF. The equivalent load capacitance, based on the number of outputs switching and their frequency, is then subtracted from the measured gross CPD number to obtain the device's actual CPD value.


If a device is tested at a high enough frequency, static supply current will contribute a negligible amount to power consumption and can be ignored. Thus, it is recommended that power consumption be measured at 1 MHz and the following formula be used to calculate CPD:

$$\text{CPD} = \frac{(I_{CC})}{(V_{CC})(1\text{E}6)} - (\text{equivalent load capacitance})$$

## EXPLANATION OF SYMBOLS

The following symbols are used in the CPD tables:

- V = Vcc (+ 5 volts)
- G = Ground
- H = Logic 1 (Vcc) — Inputs at Vcc for HC types, 3.5V for HCT types
- L = Logic 0 (ground)
- D = Don't care — either H or L but not switching
- C = A 50 pF load to ground
- O = An open pin; 50 pF to ground is OK
- P = Input pulse (see illustration)
- Q = Half frequency pulse (see illustration)



92CS-36896

**Pin Condition Table**

CD54/74 HC/HCT	Equiv. load (pF)	Pin Number																								
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
00	50	P	H	C	D	D	O	G	O	D	D	O	D	D	V	.	.	.	.	.	.	.	.	.	.	.
02	50	C	P	L	O	D	D	G	D	D	O	D	D	O	V	.	.	.	.	.	.	.	.	.	.	.
04	50	P	C	D	O	D	O	G	O	D	D	O	D	O	V	.	.	.	.	.	.	.	.	.	.	.
08	50	P	H	C	D	D	O	G	O	D	D	O	D	D	V	.	.	.	.	.	.	.	.	.	.	.
10	50	P	H	D	D	D	O	G	O	D	D	D	D	C	H	V	.	.	.	.	.	.	.	.	.	.
11	50	P	H	D	D	D	O	G	O	D	D	D	D	C	H	V	.	.	.	.	.	.	.	.	.	.
14	50	P	C	D	O	D	O	G	O	D	D	O	D	O	V	.	.	.	.	.	.	.	.	.	.	.
20	50	P	H	O	H	H	C	G	O	D	D	O	D	D	V	.	.	.	.	.	.	.	.	.	.	.
27	50	P	L	D	D	D	O	G	O	D	D	D	D	C	L	V	.	.	.	.	.	.	.	.	.	.
32	50	P	L	C	O	D	D	O	G	O	D	D	O	D	V	.	.	.	.	.	.	.	.	.	.	.
42	100	C	C	O	O	O	O	O	G	O	D	O	O	L	L	L	P	V	.	.	.	.	.	.	.	.
73	50	P	H	H	V	D	D	O	O	O	D	G	C	C	H	V	.	.	.	.	.	.	.	.	.	.
74	50	H	Q	P	H	C	C	G	O	O	D	D	D	D	V	.	.	.	.	.	.	.	.	.	.	.
75	100	C	P	D	D	V	D	D	O	O	O	O	G	H	O	C	.	.	.	.	.	.	.	.	.	.
85	50	L	L	P	H	O	C	O	G	L	L	L	L	L	L	V	.	.	.	.	.	.	.	.	.	.
86	50	P	L	C	D	D	O	G	O	D	D	D	D	D	V	.	.	.	.	.	.	.	.	.	.	.
107	50	H	C	C	H	O	O	G	D	D	H	D	P	H	V	.	.	.	.	.	.	.	.	.	.	.
109	50	H	H	L	P	H	C	C	G	O	O	H	D	D	D	H	V	.	.	.	.	.	.	.	.	.
112	50	P	H	H	H	C	C	O	G	O	H	D	D	D	H	H	V	.	.	.	.	.	.	.	.	.
123*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
132	50	P	H	C	D	D	O	G	O	D	D	O	D	D	V	.	.	.	.	.	.	.	.	.	.	.
138	100	P	L	L	L	L	H	O	G	O	O	O	O	O	C	C	V	.	.	.	.	.	.	.	.	.
139	100	L	P	L	C	C	O	O	G	O	O	O	D	D	D	D	V	.	.	.	.	.	.	.	.	.
147	100	H	H	H	H	H	O	O	G	C	H	P	H	H	O	O	V	.	.	.	.	.	.	.	.	.
151	100	D	D	L	H	C	C	L	G	L	L	P	D	D	D	D	V	.	.	.	.	.	.	.	.	.
153	50	L	L	D	D	L	H	C	G	O	L	L	D	D	P	D	V	.	.	.	.	.	.	.	.	.
154	100	C	C	O	O	O	O	O	O	O	O	O	G	O	O	O	L	L	L	L	L	L	L	P	V	.
157	50	P	L	H	C	L	L	O	G	O	L	L	O	L	L	L	V	.	.	.	.	.	.	.	.	.
158	50	P	L	H	C	L	L	O	G	O	L	L	O	L	L	L	V	.	.	.	.	.	.	.	.	.
160	50	H	P	D	D	D	D	H	G	H	H	C	C	C	C	C	V	.	.	.	.	.	.	.	.	.
161	50	H	P	D	D	D	D	H	G	H	H	C	C	C	C	C	V	.	.	.	.	.	.	.	.	.
162	50	H	P	D	D	D	D	H	G	H	H	C	C	C	C	C	V	.	.	.	.	.	.	.	.	.
163	50	H	P	D	D	D	D	H	G	H	H	C	C	C	C	C	V	.	.	.	.	.	.	.	.	.
164	200	Q	Q	C	C	C	C	G	P	H	C	C	C	C	V	.	.	.	.	.	.	.	.	.	.	.
165	50	H	P	D	D	D	D	C	G	C	Q	D	D	D	D	L	V	.	.	.	.	.	.	.	.	.
166	25	Q	D	D	D	D	L	P	G	H	D	D	D	D	C	C	H	V	.	.	.	.	.	.	.	.
173	25	L	L	C	O	O	O	P	G	L	L	D	D	D	D	Q	L	V	.	.	.	.	.	.	.	.
174	25	H	C	Q	D	O	D	O	G	P	O	D	O	D	D	O	V	.	.	.	.	.	.	.	.	.

\* Conditions to be established at a later date

Pin Condition Table (Cont'd)

CD54/74 HC/HCT	Equiv. load (pF)	Pin Number																								
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
175	50	H	C	C	Q	D	O	O	G	P	O	O	D	D	O	O	V	.	.	.	.	.	.	.	.	.
190	53	D	C	C	L	L	C	C	G	D	D	H	C	C	P	D	V	.	.	.	.	.	.	.	.	.
191	53	D	C	C	L	L	C	C	G	D	D	H	C	C	P	D	V	.	.	.	.	.	.	.	.	.
192	50	D	C	C	H	P	C	C	G	D	D	H	C	C	L	D	V	.	.	.	.	.	.	.	.	.
193	50	D	C	C	H	P	C	C	G	D	D	H	C	C	L	D	V	.	.	.	.	.	.	.	.	.
194	100	H	H	L	D	D	D	D	G	H	P	C	C	C	C	C	V	.	.	.	.	.	.	.	.	.
195	125	H	H	L	D	D	D	D	G	H	P	C	C	C	C	C	V	.	.	.	.	.	.	.	.	.
221*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
238	100	P	L	L	L	L	H	O	G	O	O	O	O	O	C	C	V	.	.	.	.	.	.	.	.	.
240	50	L	P	O	D	O	D	O	D	O	O	G	D	O	D	O	D	O	D	C	L	V	.	.	.	.
241	50	L	P	O	D	O	D	O	D	O	O	G	D	O	D	O	D	O	D	C	L	V	.	.	.	.
242	50	L	O	P	D	D	D	G	O	O	O	C	O	L	V	.	.	.	.	.	.	.	.	.	.	.
243	50	L	O	P	D	D	D	G	O	O	O	C	O	L	V	.	.	.	.	.	.	.	.	.	.	.
244	50	L	P	O	D	O	D	O	D	O	O	G	D	O	D	O	D	O	D	C	L	V	.	.	.	.
245	50	H	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	O	C	L	V	.	.	.	.	.
251	100	D	L	L	H	C	C	L	G	L	L	P	D	D	D	D	V	.	.	.	.	.	.	.	.	.
253	50	L	L	D	D	L	H	C	L	L	L	D	D	D	P	L	V	.	.	.	.	.	.	.	.	.
257	50	P	L	H	C	L	L	O	G	O	L	L	D	D	L	L	V	.	.	.	.	.	.	.	.	.
259	25	L	L	L	C	O	O	O	D	G	O	O	O	Q	P	H	V	.	.	.	.	.	.	.	.	.
273	25	H	C	Q	D	O	O	D	D	O	G	P	O	D	D	O	D	O	V	.	.	.	.	.	.	.
280	100	P	L	O	L	C	C	G	L	L	L	L	L	V	.	.	.	.	.	.	.	.	.	.	.	.
297*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
299	250	H	L	L	C	C	C	C	H	L	G	Q	P	C	C	C	C	D	L	V	.	.	.	.	.	.
354	100	D	D	D	D	D	D	H	L	G	L	L	L	L	P	L	L	H	C	C	V	.	.	.	.	.
356	50	D	D	D	D	D	D	Q	P	G	L	L	L	L	L	L	H	C	C	V	.	.	.	.	.	.
365	50	L	P	C	D	O	D	O	G	O	D	O	D	O	D	L	V	.	.	.	.	.	.	.	.	.
366	50	L	P	C	D	O	D	O	G	O	D	O	D	O	D	L	V	.	.	.	.	.	.	.	.	.
367	50	L	P	C	D	O	D	O	G	O	D	O	D	O	D	L	V	.	.	.	.	.	.	.	.	.
368	50	L	P	C	D	O	D	O	G	O	D	O	D	O	D	L	V	.	.	.	.	.	.	.	.	.
373	50	L	C	P	D	O	D	D	O	D	G	H	O	D	D	O	D	D	O	V	.	.	.	.	.	.
374	25	L	C	Q	D	O	O	D	D	O	G	P	O	D	D	O	O	D	D	O	V	.	.	.	.	.
377	25	L	C	Q	D	O	O	D	D	O	G	P	O	D	D	O	O	D	D	O	V	.	.	.	.	.
384*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
390	45	P	L	C	Q	C	C	C	G	O	O	O	D	O	L	D	V	.	.	.	.	.	.	.	.	.
393	47	P	L	C	C	C	C	G	O	O	O	O	D	L	V	.	.	.	.	.	.	.	.	.	.	.
423*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
533	50	L	C	P	D	O	O	D	D	O	G	H	O	D	D	O	D	D	O	V	.	.	.	.	.	.
534	25	L	C	Q	D	O	D	D	D	O	G	P	O	D	D	O	O	D	D	O	V	.	.	.	.	.
540	50	L	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	O	C	L	V	.	.	.	.	.
541	50	L	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	O	C	L	V	.	.	.	.	.
563	50	L	P	D	D	D	D	D	D	D	G	H	O	O	O	O	O	O	O	C	V	.	.	.	.	.
564	25	L	Q	D	D	D	D	D	D	D	G	P	H	O	O	O	O	O	O	C	V	.	.	.	.	.
573	50	L	P	D	D	D	D	D	D	D	G	H	O	O	O	O	O	O	O	C	V	.	.	.	.	.
574	25	L	Q	D	D	D	D	D	D	D	G	P	H	O	O	O	O	O	O	C	V	.	.	.	.	.
640	50	H	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	O	O	C	L	V	.	.	.	.
643	50	H	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	O	O	C	L	V	.	.	.	.
646	50	D	L	H	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	C	L	D	D	V	.	.
648	50	D	L	H	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	C	L	D	D	V	.	.
670	50	D	D	D	L	L	O	O	G	D	D	D	L	L	L	P	V	.	.	.	.	.	.	.	.	.
688	50	L	P	L	H	L	L	L	H	H	G	L	L	H	L	L	H	H	C	V	.	.	.	.	.	.
4002	50	C	P	L	L	L	O	G	O	D	D	D	D	O	V	.	.	.	.	.	.	.	.	.	.	.
4015	100	P	C	O	O	O	D	D	G	D	O	C	C	L	Q	V	.	.	.	.	.	.	.	.	.	.
4016*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
4017	55	C	C	C	C	C	C	C	G	C	C	C	C	L	P	L	V	.	.	.	.	.	.	.	.	.
4020	31	C	C	C	C	C	C	C	G	C	P	L	C	C	C	C	V	.	.	.	.	.	.	.	.	.
4024	50	P	L	C	C	C	C	G	O	C	O	L	C	C	O	V	.	.	.	.	.	.	.	.	.	.
4040	50	C	C	C	C	C	C	G	C	P	L	C	C	C	V	.	.	.	.	.	.	.	.	.	.	.
4046*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
4049	50	V	C	P	O	D	O	D	G	D	O	D	O	O	D	O	.	.	.	.	.	.	.	.	.	.

\* Conditions to be established at a later date

Pin Condition Table (Cont'd)

CD54/74 HC/HCT	Equiv. load (pF)	Pin Number																								
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
4050	50	V	C	P	O	D	O	D	G	D	O	D	O	O	D	O	O	.	.	.	.	.	.	.	.	.
4051*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
4052*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
4053*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
4060	150	C	C	C	C	C	C	C	G	C	C	P	L	C	C	C	V	.	.	.	.	.	.	.	.	
4066*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
4067*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
4075	50	P	L	D	D	D	O	G	L	C	O	D	D	D	V	.	.	.	.	.	.	.	.	.	.	.
4094*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
4511	200	L	L	H	H	L	L	P	G	C	C	O	O	C	O	C	V	.	.	.	.	.	.	.	.	.
4514	100	H	P	L	O	O	O	O	O	C	O	C	G	O	O	O	O	O	O	O	O	O	L	L	L	V
4515	100	H	P	L	O	O	O	O	O	C	O	C	G	O	O	O	O	O	O	O	O	O	L	L	L	V
4518	45	P	H	C	C	C	C	L	G	D	D	O	O	O	O	D	V	.	.	.	.	.	.	.	.	.
4520	47	P	H	C	C	C	C	L	G	D	D	O	O	O	O	D	V	.	.	.	.	.	.	.	.	.
4538*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
4543*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
40102*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
40103*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
40104*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
40105*	—	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.

\* Conditions to be established at a later date

# RCA Standardized Maximum Ratings and Recommended Operating Conditions for CD54/74HC, CD54/74HCT, and CD54/74HCU QMOS Integrated Circuits

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	$\pm 20$ mA
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	$\pm 20$ mA
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5$ V $< V_o < V_{CC} + 0.5$ V):	
STANDARD OUTPUT	$\pm 25$ mA
BUS DRIVER OUTPUT	$\pm 35$ mA
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ):	
STANDARD OUTPUT	$\pm 50$ mA
BUS DRIVER OUTPUT	$\pm 70$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F	-55 to $+125^\circ$ C
PACKAGE TYPE E	-40 to $+85^\circ$ C
STORAGE TEMPERATURE ( $T_{stg}$ )	
	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

## RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A$ =Full Package Temperature Range) $V_{CC}$ .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage $V_{in}, V_{out}$	0	$V_{CC}$	V
Operating Temperature $T_A$ :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times $t_r, t_f$			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.



## Static Electrical Characteristics for CD74HC/CD54HC Types ▲

Symb	Parameter	V <sub>CC</sub> v	Temperature °C						Unit	Test Conditions			
			54HC/74HC		74HC		54HC						
			25		- 40 to 85		- 55 to 125						
			min	max	min	max	min	max					
V <sub>IH</sub>	High Level Input Voltage	2.0	1.5		1.5		1.5		v				
		4.5	3.15		3.15		3.15		v				
		6.0	4.2		4.2		4.2		v				
V <sub>IL</sub>	Low Level Input Voltage	2.0		0.3		0.3		0.3	v				
		4.5		0.9		0.9		0.9	v				
		6.0		1.2		1.2		1.2	v				
* V <sub>OH</sub>	High Level Output Voltage	2.0	1.9		1.9		1.9		v	V <sub>I</sub>	I <sub>O</sub>		
		4.5	4.4		4.4		4.4		v		STD	BUS	Unit
		6.0	5.9		5.9		5.9		v		- 20.0	- 20.0	μA
		4.5	3.86		3.76		3.7		v		- 20.0	- 20.0	μA
		6.0	5.36		5.26		5.2		v		- 4.0	- 6.0	mA
* V <sub>OL</sub>	Low Level Output Voltage	2.0		0.1		0.1		0.1	v	V <sub>IH</sub> or V <sub>IL</sub>	20.0	20.0	μA
		4.5		0.1		0.1		0.1	v		20.0	20.0	μA
		6.0		0.1		0.1		0.1	v		20.0	20.0	μA
		4.5		0.32		0.37		0.4	v		4.0	6.0	mA
		6.0		0.32		0.37		0.4	v		5.2	7.8	mA
I <sub>I</sub> +	Input Leakage Current	6.0		± 0.1		± 1.0		± 1.0	μA	V <sub>I</sub> = V <sub>CC</sub> or GND			
I <sub>S(off)</sub>	Analog Switch Off-State Current Per Channel	6.0		± 0.1		± 1.0		± 1.0	μA	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>  V <sub>S</sub>   = V <sub>CC</sub> or V <sub>CC</sub> - V <sub>EE</sub>			
I <sub>OZ</sub>	3-state Output Off-State Current	6.0		± 0.5		± 5.0		± 10.0	μA	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND			
I <sub>CC</sub>	Quiescent Supply Current									V <sub>I</sub> = V <sub>CC</sub> or GND			
	SSI	6.0		2.0		20.0		40.0	μA	I <sub>O</sub> = 0			
	FF MSI	6.0 6.0		4.0 8.0		40.0 80.0		80.0 160.	μA				

▲ Reprinted from JEDEC Tentative Standard No. 7, "Standard Specification for Description of 54/74HCXXX, 54/74HCXXX, and 54/74HCTXXX High Speed CMOS Devices".

\* Tighter limits imposed on RCA CMOS types. Refer to detailed Preliminary Specifications.

+ For Transceivers use I<sub>OZ</sub>

## Static Electrical Characteristics for CD74HCT/CD54HCT Types ▲

Symb	Parameter	V <sub>CC</sub>	Temperature °C						Unit	Test Conditions			
			54HCT/74HCT		74HCT		54HCT						
			25		- 40 to 85		- 55 to 125						
		v	min	max	min	max	min	max					
V <sub>IH</sub>	High Level Input Voltage	4.5 to 5.5	2.0		2.0		2.0		v				
V <sub>IL</sub>	Low Level Input Voltage	4.5 to 5.5		0.8		0.8		0.8	v				
• V <sub>OH</sub>	High Level Output Voltage	4.5	4.4		4.4		4.4		v	V <sub>I</sub>	I <sub>O</sub>		
		4.5	3.86		3.76		3.7		v	V <sub>IH</sub> or V <sub>IL</sub>	STD	BUS DRIVER	Unit
V <sub>OL</sub>	Low Level Output Voltage	4.5		0.1		0.1		0.1	v	V <sub>IH</sub> or V <sub>IL</sub>	- 20.0	- 20.0	μA
		4.5		0.32		0.37		0.4	v		- 4.0	- 6.0	mA
I <sub>I</sub> +	Input Leakage Current	5.5		± 0.1		± 1.0		± 1.0	μA	V <sub>I</sub> = V <sub>CC</sub> or GND			
I <sub>I</sub>	Input Leakage Current	5.5							mA	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>			
I <sub>S(off)</sub>	Analog Switch Off-State Current Per Channel	5.5		± 0.1		± 1.0		± 1.0	μA	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>  V <sub>S</sub>   = V <sub>CC</sub> or V <sub>CC</sub> - V <sub>EE</sub>			
I <sub>OZ</sub>	3-state Output Off-State Current	5.5		± 0.5		± 5.0		± 10.0	μA	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND			
I <sub>CC</sub>	Quiescent Supply Current									V <sub>I</sub> = V <sub>CC</sub> or GND			
	SSI	5.5		2.0		20.0		40.0	μA	I <sub>O</sub> = 0			
	FF	5.5		4.0		40.0		80.0	μA				
	MSI	5.5		8.0		80.0		160.	μA				
I <sub>C</sub>	Maximum Quiescent Supply Current	5.5							mA	Per input-pin: V <sub>IN</sub> = 2.4V or V <sub>IN</sub> = 0.5V Other inputs: at V <sub>CC</sub> or GND I <sub>O</sub> = 0			

▲ Reprinted from JEDEC Tentative Standard No. 7, "Standard Specification for Description of 54/74HCXXX, 54/74HCUXXX, and 54/74HCTXXX High Speed CMOS Devices".

\* Tighter limits imposed on RCA QMOS types. Refer to detailed Preliminary Specifications.

+ For Transceivers use I<sub>OZ</sub>

## Static Electrical Characteristics for CD74HCU/CD54HCU Types <sup>▲</sup>

Symb	Parameter	V <sub>CC</sub>	Temperature °C						Unit	Test Conditions			
			54HCU/74HCU		74HCU		54HCU						
			25		- 40 to 85		- 55 to 125						
		v	min	max	min	max	min	max					
V <sub>IH</sub>	High Level Input Voltage	2.0	1.7		1.7		1.7		v				
		4.5	3.6		3.6		3.6		v				
		6.0	4.8		4.8		4.8		v				
V <sub>IL</sub>	Low Level Input Voltage	2.0		0.3		0.3		0.3	v				
		4.5		0.8		0.8		0.8	v				
		6.0		1.1		1.1		1.1	v				
V <sub>OH</sub>	High Level Output Voltage	2.0	1.8		1.8		1.8		v	V <sub>I</sub>	I <sub>O</sub>		
		4.5	4.0		4.0		4.0		v	V <sub>IH</sub> or V <sub>IL</sub>	-	-	Unit
		6.0	5.5		5.5		5.5		v		- 20.0	- 20.0	μA
		4.5	3.86		3.76		3.7		v		V <sub>CC</sub> or GND	- 4.0	mA
		6.0	5.36		5.26		5.2		v	V <sub>CC</sub> or GND	- 5.2	mA	
V <sub>OL</sub>	Low Level Output Voltage	2.0		0.2		0.2		0.2	v	V <sub>IH</sub> or V <sub>IL</sub>	20.0	μA	
		4.5		0.5		0.5		0.5	v		20.0	μA	
		6.0		0.5		0.5		0.5	v		20.0	μA	
		4.5		0.32		0.37		0.4	v	V <sub>CC</sub> or GND	4.0	mA	
		6.0		0.32		0.37		0.4	v	V <sub>CC</sub> or GND	5.2	mA	
I <sub>I</sub>	Input Leakage Current	6.0		± 0.1		± 1.0		± 1.0	μA	V <sub>I</sub> = V <sub>CC</sub> or GND			
I <sub>CC</sub>	Quiescent Supply Current									V <sub>I</sub> = V <sub>CC</sub> or GND			
	SSI	6.0		2.0		20.0		40.0	μA	I <sub>O</sub> = 0			
	FF	6.0		4.0		40.0		80.0	μA				
MSI	6.0		8.0		80.0		160.0	μA					

▲ Reprinted from JEDEC Tentative Standard No. 7, "Standard Specification for Description of 54/74HCXXX, 54/74HCUXXX, and 54/74HCTXXX High Speed CMOS Devices".

\* Tighter limits imposed on RCA QMOS types. Refer to detailed Preliminary Specifications.


## Dynamic Electrical Characteristics

### Definitions

Characteristic	Symbol	Limits		Notes
		Max.	Min.	
Propagation Delay:				
Outputs going high to low	$t_{PHL}$	X		
Outputs going low to high	$t_{PLH}$	X		
Output Transition Time:				
Outputs going high to low	$t_{THL}$	X		
Outputs going low to high	$t_{TLH}$	X		
Pulse Width-Set, Reset, Preset Enable, Disable, Strobe, Clock	$t_{WL}$ OR $t_{WH}$		X	1
Clock Input Frequency	$f_{CL}$	X		1,2
Clock Input Rise and Fall Time	$t_{rCL}$ , $t_{fCL}$	X		
Set-Up Time	$t_{SU}$		X	1
Hold Time	$t_H$		X	1
Removal Time - Set, Reset, Preset-Enable	$t_{REM}$		X	1
Three State Disable Delay Times:				
High level to high impedance	$t_{PHZ}$	X		
High impedance to low level	$t_{PZL}$	X		
Low level to high impedance	$t_{PLZ}$	X		
High impedance to high level	$t_{PZH}$	X		

- NOTE: (1) By placing a defining min. or max. in front of definition, the limits can change from min. to max., or vice versa.
- (2) Clock input waveform should have a 50% duty cycle and be such as to cause the outputs to be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with the device truth table.


54/74 HC/HCT/HCU



92CS-35124R1


*Test load for associated waveforms shown on pp. 31 and 32.*

# Switching Waveforms for CD54/74HC and CD54/74HCU QMOS Integrated Circuits




Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{max}$ , input duty cycle=50%.


Clock-pulse rise and fall times and pulse width.



Transition times and propagation delay times, combination logic.




Three-state propagation delay wave shapes and test circuit.




Setup times, hold times, removal time, and propagation delay times for edge triggered sequential logic circuits.

# Switching Waveforms for CD54/74HCT QMOS Integrated Circuits




Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $t_{max}$ , input duty cycle=50%.


Clock-pulse rise and fall times and pulse width.



Transition times and propagation delay times, combination logic.



Three-state propagation delay wave shapes and test circuit.



\*(H) OR (L) OPTIONAL  
92CS-35133 R2

Setup times, hold times, removal time, and propagation delay times for edge triggered sequential logic circuits.

## Operating and Handling Considerations

### 1. Handling

All inputs and outputs of RCA CMOS/QMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS/QMOS devices are similar to those described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."

### 2. Operating

#### Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must

not cause VCC — Gnd to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than VCC nor less than Gnd. Input currents must not exceed 20 mA even when the power supply is off.

#### Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either VCC or Gnd, whichever is appropriate.

#### Output Short Circuits

Shorting of outputs to VCC or Gnd may damage CMOS devices by exceeding the maximum device dissipation.


## RCA MIL-STD-883 Slash-Series QMOS IC's

RCA high-reliability slash-series QMOS products will be available in both CD54HCXXX-series and CD54HCTXXX-series types. These devices will be supplied in hermetic dual-in-line ceramic packages. The CD54HC/HCT (Slash-series) types will be provided to screening level /3 that corresponds to MIL-STD-883, Method 5004, Class B requirements.

Detailed information pertaining to the screening performed can be found in the RCA "High-Reliability Integrated Circuits" DATABOOK, SSD-230A.

Contact your RCA representative for specific timing and availability.

## QMOS Nomenclature Code




---





## Technical Data



## Quad 2-Input NAND Gate

### Type Features:

- Buffered inputs
- Typical propagation delay=8 ns @  $V_{CC}=5\text{ V}$   
 $C_L=15\text{ pF}$ ,  $T_A=25^\circ\text{ C}$


### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU:  $-40$  to  $+85^\circ\text{ C}$
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL}=20\%$ ,  $N_{IH}=30\%$  of  $V_{CC}$  @  $V_{CC}=5\text{ V}$

The RCA-CD54/74HC00 and CD54/74HCT00 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC00 and CD54HCT00 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC00 and CD74HCT00 are supplied in 14-lead dual-in-line plastic packages (E suffix).

- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL}=0.8\text{ V Max.}$ ,  $V_{IH}=2\text{ V Min.}$   
CMOS Input Compatibility  
 $I_{IN} \leq 1\text{ }\mu\text{A}$  @  $V_{OL}$ ,  $V_{OH}$



LOGIC DIAGRAM

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground)	$-0.5$ to $+7\text{ V}$
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5\text{ V}$ OR $V_i > V_{CC} + 0.5\text{ V}$ )	$\pm 20\text{ mA}$
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5\text{ V}$ OR $V_o > V_{CC} + 0.5\text{ V}$ )	$\pm 20\text{ mA}$
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5\text{ V} < V_o < V_{CC} + 0.5\text{ V}$ )	$\pm 25\text{ mA}$
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ):	$\pm 50\text{ mA}$
POWER DISSIPATION PER PACKAGE ( $P_o$ ):	
For $T_A = -40$ to $+60^\circ\text{ C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{ C}$ (PACKAGE TYPE E)	Derate Linearly at $8\text{ mW}/^\circ\text{ C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{ C}$ (PACKAGE TYPE F)	500 mW
For $T_A = +100$ to $+125^\circ\text{ C}$ (PACKAGE TYPE F)	Derate Linearly at $8\text{ mW}/^\circ\text{ C}$ to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F	$-55$ to $+125^\circ\text{ C}$
PACKAGE TYPE E	$-40$ to $+85^\circ\text{ C}$
STORAGE TEMPERATURE ( $T_{stg}$ )	$-65$ to $+150^\circ\text{ C}$
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79\text{ mm}$ ) from case for 10 s max.	$+265^\circ\text{ C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., $1.59\text{ mm}$ ) with solder contacting lead tips only	$+300^\circ\text{ C}$

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T <sub>A</sub> =Full Package Temperature Range) V <sub>CC</sub> .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V <sub>in</sub> , V <sub>out</sub>	0	V <sub>CC</sub>	V
Operating Temperature T <sub>A</sub> :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t <sub>r</sub> , t <sub>f</sub>			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC00/CD54HC00												CD74HCT00/CD54HCT00												UNITS
	TEST CONDITIONS			74HC/54HC Series			74HC Series			54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series			54HCT Series				
	V <sub>IN</sub>	V <sub>CC</sub>		+25° C			-40/+85° C			-55/+125° C			V	V <sub>CC</sub>	+25° C			-40/+85° C			-55/+125° C				
	V	V		Min	Typ	Max	Min	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max	Min	Max	Min	Max		
High-Level Input Voltage V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	2	—	—	2	—	2	—	—	—	V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5												
			6	4.2	—	—	4.2	—	4.2	—	—	—													
Low-Level Input Voltage V <sub>IL</sub>			2	—	—	0.3	—	0.3	—	0.3	—	—	4.5	—	—	0.8	—	0.8	—	0.8	—	0.8	V		
			4.5	—	—	0.9	—	0.9	—	0.9	—	—	5.5												
			6	—	—	1.2	—	1.2	—	1.2	—	—													
High-Level Output Voltage V <sub>OH</sub>	V <sub>IL</sub> or I <sub>O</sub> =-20 μA		2	1.9	—	—	1.9	—	1.9	—	—	—	V <sub>IL</sub>										V		
			4.5	4.4	—	—	4.4	—	4.4	—	—	—	or	4.5	4.4	—	—	4.4	—	4.4	—	—			
	V <sub>IH</sub>		6	5.9	—	—	5.9	—	5.9	—	—	—	V <sub>IH</sub>												
			V <sub>IL</sub> or I <sub>O</sub> (mA)										V <sub>IL</sub>												
TTL Loads (Standard Output)			-4	4.5	3.98	—	—	3.84	—	3.7	—	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—	V		
			V <sub>IH</sub>	-5.2	6	5.48	—	—	5.34	—	5.2	—	V <sub>IH</sub>												
Low-Level Output Voltage V <sub>OL</sub>	V <sub>IL</sub> or I <sub>O</sub> =20 μA		2	—	—	0.1	—	0.1	—	0.1	—	—	V <sub>IL</sub>										V		
			4.5	—	—	0.1	—	0.1	—	0.1	—	—	or	4.5	—	—	0.1	—	0.1	—	0.1	—			
	V <sub>IH</sub>		6	—	—	0.1	—	0.1	—	0.1	—	—	V <sub>IH</sub>												
		V <sub>IL</sub> or I <sub>O</sub> (mA)										V <sub>IL</sub>													
TTL Loads (Standard Output)			4	4.5	—	—	0.26	—	0.33	—	0.4	—	or	4.5	—	—	0.26	—	0.33	—	0.4	—	V		
			V <sub>IH</sub>	5.2	6	—	—	0.26	—	0.33	—	0.4	V <sub>IH</sub>												
Input Leakage Current I <sub>IN</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	—	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA		
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	I <sub>OUT</sub> =0	6	—	—	2	—	20	—	40	—	V <sub>CC</sub> or Gnd	5.5	—	—	2	—	20	—	40	—	40	μA		

# CD54/74HC00 CD54/74HCT00

## SWITCHING CHARACTERISTICS ( $V_{CC}=5\text{ V}$ , $T_A=25^\circ\text{ C}$ , Input $t_r, t_f=6\text{ ns}$ )

CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Units
Propagation Delay, Data Input to Output Y (Fig. 1) ( $C_L=15\text{ pF}$ )	$t_{PLH}$ $t_{PHL}$	8	ns
Input Capacitance	$C_{in}$	3.5	pF
Power Dissipation Capacitance*	$C_{PD}$	25	pF

\* $C_{PD}$  is used to determine the dynamic power consumption, per gate.  
 $PD = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$  where  $f_i$  = input frequency  
 $f_o$  = output frequency  
 $C_L$  = output load capacitance  
 $V_{CC}$  = supply voltage.

## SWITCHING CHARACTERISTICS ( $C_L=50\text{ pF}$ , Input $t_r=t_f=6\text{ ns}$ )

CHARACTERISTIC	SYMBOL	$V_{CC}$	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Input to Output (Figure 1)	$t_{PLH}$	2	—	90	—	—	—	115	—	—	—	135	—	—	ns
	$t_{PHL}$	4.5	—	18	—	20	—	23	—	25	—	27	—	30	
		6	—	15	—	—	—	20	—	—	—	23	—	—	
Transition Times (Figure 1)	$t_{TLH}$	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	$t_{THL}$	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	





Fig. 1 - Transition times and propagation delay times, for CD54/74HC.



## Hex Inverter

### Type Features:

- Input and Output are both buffered
- Typical propagation delay = 8 ns @ Vcc = 5.0 V, CL = 15 pF, TA = 25° C


### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU: -40 to +85° C
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics

The RCA-CD54/74HC04 and CD54/74HCT04 hex inverter utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC04 and CD54HCT04 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC04 and CD74HCT04 are supplied in 14-lead dual-in-line plastic packages (E suffix).

- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $NIL = 20\%$ ,  $NIH = 30\%$  of Vcc; @ Vcc = 5 V
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8 V$  Max.,  $V_{IH} = 2 V$  Min.  
CMOS Input Compatibility  
 $I_{IN} \leq 1 \mu A$  @  $V_{OL}$ ,  $V_{OH}$



### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (Vcc):	-0.5 to +7 V
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5 V$ OR $V_i > V_{cc} + 0.5 V$ )	$\pm 20$ mA
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5 V$ OR $V_o > V_{cc} + 0.5 V$ )	$\pm 20$ mA
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5 V < V_o < V_{cc} + 0.5 V$ )	$\pm 25$ mA
DC Vcc OR GROUND CURRENT, PER PIN ( $I_{cc}$ ):	$\pm 50$ mA
POWER DISSIPATION PER PACKAGE (Pd):	
For TA = -40 to +60° C (PACKAGE TYPE E)	500 mW
For TA = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For TA = -55 to +100° C (PACKAGE TYPE F)	500 mW
For TA = +100 to +125° C (PACKAGE TYPE F)	Derate Linearly at 8 mW/°C to 300 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE F	-55 to +125° C
PACKAGE TYPE E	-40 to +85° C
STORAGE TEMPERATURE (Tstg)	-65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300° C

# CD54/74HC04

## CD54/74HCT04

### RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For TA = Full Package Range) V <sub>CC</sub> :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V <sub>IN</sub> , V <sub>OUT</sub>	0	V <sub>CC</sub>	V
Operating Temperature TA: CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, tr, tr at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

\*Unless otherwise specified, all voltages are referenced to Ground.

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC04/CD54HC04										CD74HCT04/CD54HCT04										U N I T S			
	TEST CONDITIONS			74HC/54HC Series			74HC Series			54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series				54HCT Series		
	V <sub>IN</sub>		V <sub>CC</sub>	+25° C			-40/ +85° C			-55/ +125° C			V <sub>IN</sub>	V <sub>CC</sub>	+25° C			-40/ +85° C				-55/ +125° C		
	V		V	Min	Typ	Max	Min	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max	Min		Max	Min	Max
High-Level Input Voltage V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	—	2	—	—	2	—	2	—	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5	—	—	—	—	—	—	—	—	—	V	
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—	—	—	—	—	—	—	V	
Low-Level Input Voltage V <sub>IL</sub>			2	—	—	0.3	—	0.3	—	0.3	—	—	4.5	—	—	0.8	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	0.9	—	0.9	—	0.9	—	—	5.5	—	—	—	—	—	—	—	—	—	V	
			6	—	—	1.2	—	1.2	—	1.2	—	—	—	—	—	—	—	—	—	—	—	—	V	
High-Level Output Voltage V <sub>OH</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> =-20μA	2	1.9	—	—	1.9	—	1.9	—	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	V	
	or		4.5	4.4	—	—	4.4	—	4.4	—	—	or	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V	
	V <sub>IH</sub>		6	5.9	—	—	5.9	—	5.9	—	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	V	
	TTL Loads (Standard Output)	V <sub>IL</sub>	I <sub>O</sub> (mA)	—	—	—	—	—	—	—	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	V	
	or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V		
	V <sub>IH</sub>	-5.2	6	5.48	—	—	5.34	—	5.2	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	V		
Low-Level Output Voltage V <sub>OL</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> =20 μA	2	—	—	0.1	—	0.1	—	0.1	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	V	
	or		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V	
	V <sub>IH</sub>		6	—	—	0.1	—	0.1	—	0.1	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	V	
	TTL Loads (Standard Output)	V <sub>IL</sub>	I <sub>O</sub> (mA)	—	—	—	—	—	—	—	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	V	
	or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V		
	V <sub>IH</sub>	5.2	6	—	—	0.26	—	0.33	—	0.4	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	V		
Input Leakage Current I <sub>IN</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	—	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA	
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	I <sub>OUT</sub> =0	6	—	—	2	—	20	—	40	—	V <sub>CC</sub> or Gnd	5.5	—	—	2	—	20	—	40	—	40	μA	

**SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C, Input t<sub>r</sub> = t<sub>f</sub> = 6 ns)**

CHARACTERISTIC		54/74HC/HCT TYPICAL	UNIT
Propagation Delay, Data Input to Output Y (Fig. 1) (C <sub>L</sub> = 15 pF)	t <sub>PLH</sub>	8	ns
	t <sub>PHL</sub>		
Input Capacitance	C <sub>in</sub>	3.5	pF
Power Dissipation Capacitance*	CPD	36	pF

\*CPD is used to determine the dynamic power consumption, per inverter when:


$$P_d = V_{CC}^2 f (CPD + CL) \text{ where } f = \text{input frequency}$$

CL = output load capacitance

V<sub>CC</sub> = supply voltage

**SWITCHING CHARACTERISTICS (C<sub>L</sub> = 50 pF, Input t<sub>r</sub> = t<sub>f</sub> = 6 ns)**


CHARACTERISTIC	TEST CONDITION	LIMITS										UNITS		
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC			54HCT	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
Propagation Delay Input to Output (Fig. 1)	t <sub>PLH</sub>	2	90	—	—	115	—	—	135	—	—	—	ns	
	t <sub>PHL</sub>	4.5	18	20	23	25	27	30	—	—	—	ns		
		6	15	—	20	—	23	—	—	—	—			
Transition Times (Fig. 1)	t <sub>TLH</sub>	2	75	—	—	95	—	—	110	—	—	ns		
	t <sub>THL</sub>	4.5	15	15	19	19	22	22	—	—	—		ns	
		6	13	—	16	—	19	—	—	—	—			



	54/74HC	54/74HCT
INPUT LEVEL	V <sub>CC</sub>	3V
V <sub>S</sub>	50% V <sub>CC</sub>	1.3V

92CS-36948

Fig. 1 - Transition times and propagation delay times.



## Triple 3-Input AND Gate

### Type Features:

- Buffered inputs
- Typical propagation delay = 11 ns @  $V_{CC} = 5V$ ,  $C_L = 15pF$ ,  $T_A = 25^\circ C$

### Family Features:


- Fanout [Over Temperature Range]:  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU:  $-40$  to  $+85^\circ C$
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Phillips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation

High Noise Immunity:  $N_{IL} = 20\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$ ; @  $V_{CC} = 5V$

- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8V$  Max.,  $V_{IH} = 2V$  Min.  
CMOS Input Compatibility  
 $I_{IN} \leq 1\mu A$  @  $V_{OL}$ ,  $V_{OH}$

The RCA-CD54/74HC11 and CD54/74HCT11 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC11 and CD54HCT11 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC11 and CD74HCT11 are supplied in 14-lead dual-in-line plastic packages (E suffix).



### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground) .....	-0.5 to +7 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_I < -0.5V$ OR $V_I > V_{CC} + 0.5V$ ) .....	$\pm 20$ mA
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_O < -0.5V$ OR $V_O > V_{CC} + 0.5V$ ) .....	$\pm 20$ mA
DC DRAIN CURRENT, PER OUTPUT ( $I_O$ ) (FOR $-0.5V < V_O < V_{CC} + 0.5V$ ) .....	$\pm 25$ mA
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ): .....	$\pm 50$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ C$ (PACKAGE TYPE E) .....	500 mW
For $T_A = +60$ to $+85^\circ C$ (PACKAGE TYPE E) .....	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
For $T_A = -55$ to $+100^\circ C$ (PACKAGE TYPE F) .....	500 mW
For $T_A = +100$ to $+125^\circ C$ (PACKAGE TYPE F) .....	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F .....	-55 to +125 $^\circ C$
PACKAGE TYPE E .....	-40 to +85 $^\circ C$
STORAGE TEMPERATURE ( $T_{STG}$ ) .....	-65 to +150 $^\circ C$
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max. ....	+265 $^\circ C$
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only .....	+300 $^\circ C$



**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A$ = Full Package Temperature Range) $V_{CC}$ .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage $V_{in}$ , $V_{out}$	0	$V_{CC}$	V
Operating Temperature $T_A$ :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times $t_r$ , $t_f$			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC11/CD54HC11										CD74HCT11/CD54HCT11								UNITS			
	TEST CONDITIONS		74HC/54HC Series			74HC Series		54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series		54HCT Series				
	$V_{IN}$		$V_{CC}$			$-40/$		$-55/$		$+125^{\circ}C$		$V_{IN}$	$V_{CC}$	$+25^{\circ}C$			$-40/$			$-55/$		
	V		V	Min	Typ	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage	$V_{IH}$		2	1.5	—	—	1.5	—	1.5	—	—	4.5									V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5	2	—	—	2	—	2	—	—		
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage	$V_{IL}$		2	—	—	0.3	—	0.3	—	0.3	—	4.5									V	
			4.5	—	—	0.9	—	0.9	—	0.9	—	5.5	—	—	0.8	—	0.8	—	0.8	—		
			6	—	—	1.2	—	1.2	—	1.2	—											
High-Level Output Voltage	$V_{OH}$	$V_{IL}$	2	1.9	—	—	1.9	—	1.9	—	$V_{IL}$										V	
or		$I_o = -20\mu A$	4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	—		
CMOS Loads		$V_{IH}$	6	5.9	—	—	5.9	—	5.9	—	$V_{IH}$	—	—	—	—	—	—	—	—	—		
TTL Loads (Standard Output)		$I_o$ (mA)									$V_{IL}$										V	
		or	-4	4.5	3.98	—	—	3.84	—	3.7	—	4.5	3.98	—	—	3.84	—	3.7	—	—		
		$V_{IH}$	-5.2	6	5.48	—	—	5.34	—	5.2	—	$V_{IH}$	—	—	—	—	—	—	—	—		
Low-Level Output Voltage	$V_{OL}$	$V_{IL}$	2	—	—	0.1	—	0.1	—	0.1	$V_{IL}$	—	—	—	—	—	—	—	—	—	V	
or		$I_o = 20\mu A$	4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1	—		
CMOS Loads		$V_{IH}$	6	—	—	0.1	—	0.1	—	0.1	$V_{IH}$	—	—	—	—	—	—	—	—	—		
TTL Loads (Standard Output)		$I_o$ (mA)									$V_{IL}$	—	—	—	—	—	—	—	—	—	V	
		or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4		
		$V_{IH}$	5.2	6	—	—	0.26	—	0.33	—	0.4	$V_{IH}$	—	—	—	—	—	—	—	—		
Input Leakage Current	$I_{IN}$	$V_{CC}$	6	—	—	$\pm 0.1$	—	$\pm 1$	—	$\pm 1$	$V_{CC}$	5.5	—	—	$\pm 0.1$	—	$\pm 1$	—	$\pm 1$	—	$\mu A$	
		or									or											
		Gnd									Gnd											
Quiescent Device Current	$I_{CC}$	$V_{CC}$	6	—	—	2	—	20	—	40	$V_{CC}$	5.5	—	—	2	—	20	—	40	—	$\mu A$	
		or									or											
		Gnd									Gnd											

# CD54/74HC11

## CD54/74HCT11

### SWITCHING CHARACTERISTICS ( $C_L=50$ pF, Input $t_r=t_f=6$ ns)

CHARACTERISTIC	SYMBOL	$V_{CC}$	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	$t_{PLH}$	2		125		—		155		—		190		—	ns
	$t_{PHL}$	4.5		25		28		31		35		38		42	
		6		21		—		26		—		32		—	
Transition Times (Fig. 1)	$t_{TLH}$	2		75		—		95		—		110		—	ns
	$t_{THL}$	4.5		15		15		19		19		22		22	
		6		13		—		16		—		19		—	

### SWITCHING CHARACTERISTICS ( $V_{CC}=5$ V, $T_A=25^\circ\text{C}$ , Input $t_r=t_f=6$ ns)

CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Unit
Propagation Delay, Data Input to Output Y (Fig. 1) ( $C_L = 15$ pF)	$t_{PLH}$ $t_{PHL}$	11	ns
Input Capacitance	$C_{IN}$	3.5	pF
Power Dissipation Capacitance*	$C_{PD}$	35	pF

\* $C_{PD}$  is used to determine the dynamic power consumption, per gate.

$PD = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$  where  
 $f_i$  = input frequency  
 $f_o$  = output frequency  
 $C_L$  = output load capacitance  
 $V_{CC}$  = supply voltage





Fig. 1 — Transition times and propagation delay times.

	54/74HC	54/74HCT
Input Level	$V_{CC}$	3V
$V_S$	50% $V_{CC}$	1.3V



## Dual D Flip-Flop with SET and RESET Positive-Edge Trigger

### Type Features:

- Hysteresis on clock inputs for improved noise immunity and increased input Rise and Fall times.
- Asynchronous Set and Reset
- Complement Outputs
- Buffered Inputs
- Typical  $F_{max} = 50 \text{ MHz}$  @  $V_{DD} = 5.0\text{V}$ ,  $C_L = 15 \text{ pF}$

### Family Features:

- Fanout [Over Temperature Range]:  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU:  $-40$  to  $+85^\circ\text{C}$
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL}=20\%$ ,  $N_{IH}=30\%$  of  $V_{CC}$ ;  
@  $V_{CC}=5 \text{ V}$
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL}=0.8 \text{ V Max.}$ ,  $V_{IH}=2 \text{ V Min.}$   
CMOS Input Compatibility  
 $I_{IN} \leq 1\mu\text{A}$  @  $V_{OL}$ ,  $V_{OH}$

The RCA-CD54/74HC74 and CD54/74HCT74 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL Loads.

This flip-flop has independent DATA, SET, RESET and CLOCK inputs and Q and  $\bar{Q}$  outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. SET and RESET are independent of the clock and are accomplished by a low level at the appropriate input.


The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC74 and CD54HCT74 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC74 and CD74HCT74 are supplied in 14-lead dual-in-line plastic packages (E suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ): (Voltages referenced to ground) .....	0.5 to +7 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5\text{V}$ or $V_i > V_{CC} + 0.5\text{V}$ ) .....	$\pm 20 \text{ mA}$
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5\text{V}$ OR $V_o > V_{CC} + 0.5\text{V}$ ) .....	$\pm 20 \text{ mA}$
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5\text{V} < V_o < V_{CC} + 0.5\text{V}$ ) .....	$\pm 25 \text{ mA}$
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ) .....	$\pm 50 \text{ mA}$
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) .....	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) .....	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F) .....	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F) .....	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F .....	55 to $+125^\circ\text{C}$
PACKAGE TYPE E .....	40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE ( $T_{stg}$ ) .....	65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79 \text{ mm}$ ) from case for 10 s max. ....	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., $1.59 \text{ mm}$ ) with solder contacting lead tips only .....	$+300^\circ\text{C}$

**CD54/74HC74**  
**CD54/74HCT74**



**TRUTH TABLE**

INPUTS				OUTPUTS	
SET	RESET	CP	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q0	$\overline{Q0}$

H = High Level (Steady State)  
 L = Low Level (Steady State)  
 X = Don't Care  
 ↑ = Transition from Low to High level

NOTES: Q0 = the level of Q before the indicated input conditions were established.  
 \*This configuration is nonstable, that is, it will not persist when set and reset inputs return to their inactive (high) level.

Fig. 1 — Functional Diagram




Fig. 2 — Logic Diagram

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A$ = Full Package Temperature Range) $V_{CC}$ .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage $V_{in}$ , $V_{out}$	0	$V_{CC}$	V
Operating Temperature $T_A$ :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times $t_r$ , $t_f$ •			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

•Applicable for all inputs except clock.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC74/CD54HC74										CD74HCT74/CD54HCT74								UNITS		
	TEST CONDITIONS		74HC/54HC Series			74HC Series		54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series		54HCT Series			
	$V_{IN}$ V	$V_{CC}$ V	+25°C			-40/ +85°C		-55/ +125°C			$V_{IN}$ V	$V_{CC}$ V	+25°C			-40/ +85°C		-55/ +125°C			
			Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max	Min		Max	
High-Level Input Voltage $V_{IH}$			2	1.5	---	---	1.5	---	1.5	---	---	4.5	2	---	---	2	---	2	---	V	
			4.5	3.15	---	---	3.15	---	3.15	---	---	5.5									
			6	4.2	---	---	4.2	---	4.2	---											
Low-Level Input Voltage $V_{IL}$		$I_o = -20\mu A$	2	---	---	0.3	---	0.3	---	0.3	---	4.5			0.8	---	0.8	---	0.8	---	V
			4.5	---	---	0.9	---	0.9	---	0.9	---	5.5									
			6	---	---	1.2	---	1.2	---	1.2	---										
High-Level Output Voltage $V_{OH}$	$V_{IL}$ or $V_{IH}$		2	1.9	---	---	1.9	---	1.9	---	$V_{IL}$ or $V_{IH}$										V
CMOS Loads			4.5	4.4	---	---	4.4	---	4.4	---		4.5	4.4	---	---	4.4	---	4.4	---		
			6	5.9	---	---	5.9	---	5.9	---											
TTL Loads (Standard Output)	$V_{IL}$ or $V_{IH}$	$I_o$ (mA)									$V_{IL}$ or $V_{IH}$										V
		-4	4.5	3.98	---	---	3.84	---	3.7	---		4.5	3.98	---	---	3.84	---	3.7	---		
		-5.2	6	5.48	---	---	5.34	---	5.2	---											
Low-Level Output Voltage $V_{OL}$	$V_{IL}$ or $V_{IH}$	$I_o = 20\mu A$	2	---	---	0.1	---	0.1	---	0.1	$V_{IL}$ or $V_{IH}$										V
CMOS Loads			4.5	---	---	0.1	---	0.1	---	0.1		4.5	---	---	0.1	---	0.1	---	0.1	---	
			6	---	---	0.1	---	0.1	---	0.1											
TTL Loads (Standard Output)	$V_{IL}$ or $V_{IH}$	$I_o$ (mA)									$V_{IL}$ or $V_{IH}$										V
		4	4.5	---	---	0.26	---	0.33	---	0.4		4.5	---	---	0.26	---	0.33	---	0.4	---	
		5.2	6	---	---	0.26	---	0.33	---	0.4											
Input Leakage Current $I_{IN}$	$V_{CC}$ or Gnd		6	---	---	$\pm 0.1$	---	$\pm 1$	---	$\pm 1$	$V_{CC}$ or Gnd	5.5	---	---	$\pm 0.1$	---	$\pm 1$	---	$\pm 1$	---	$\mu A$
Quiescent Device Current $I_{CC}$	$V_{CC}$ or Gnd	$I_{out} = 0$	6	---	---	2	---	20	---	40	$V_{CC}$ or Gnd	5.5	---	---	2	---	20	---	40	---	$\mu A$

**CD54/74HC74**  
**CD54/74HCT74**

**SWITCHING CHARACTERISTICS (C<sub>L</sub>=50 pF, Input t<sub>r</sub>=t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, CP to Q, $\bar{Q}$ (Fig. 3)	t <sub>PLH</sub>	2		175		—		220		—		265		—	ns
	t <sub>PHL</sub>	4.5		35		35		44		44		53		53	
		6		30		—		37		—		45		—	
$\bar{R}$ , $\bar{S}$ to Q, $\bar{Q}$ (Fig. 4)	t <sub>PLH</sub>	2		200		—		250		—		300		—	ns
	t <sub>PHL</sub>	4.5		40		40		50		50		60		60	
		6		34		—		43		—		51		—	
Set-up Time (Data to CP) (Fig. 3)	t <sub>SU</sub>	2	100		—		125		—		150		—		ns
		4.5	20		20		25		25		30		30		
		6	17		—		21		—		26		—		
Hold Time (Fig. 3)	t <sub>H</sub>	2	3		—		3		—		3		—		ns
		4.5	3		3		3		3		3		3		
		6	3		—		3		—		3		—		
Removal Time ( $\bar{R}$ , $\bar{S}$ to CP) (Fig. 4)	t <sub>REM</sub>	2	30		—		40		—		45		—		ns
		4.5	6		6		8		8		9		9		
		6	5		—		7		—		8		—		
Pulse Width (CP, $\bar{R}$ , $\bar{S}$ ) (Fig. 3,4)	t <sub>W</sub>	2	80		—		100		—		120		—		ns
		4.5	16		20		20		25		24		30		
		6	14		—		17		—		20		—		
CP Frequency	f <sub>MAX</sub>	2	6		—		5		—		4		—		MHz
		4.5	30		25		25		20		20		16		
		6	35		—		29		—		23		—		
Transition Times (Fig. 6)	t <sub>TLH</sub>	2		75		—		95		—		110		—	ns
	t <sub>THL</sub>	4.5		15		15		19		19		22		22	
		6		13		—		16		—		19		—	

**SWITCHING CHARACTERISTICS (V<sub>CC</sub>=5 V, T<sub>A</sub>=25°C, Input t<sub>r</sub>=t<sub>f</sub>=6 ns)**

CHARACTERISTICS	SYMBOL	54/74HC/HCT	
		Typical	Unit
Propagation Delay, CP to Q, $\bar{Q}$ (C <sub>L</sub> = 15 pF) (C <sub>L</sub> = 15 pF) (Fig. 3)	t <sub>PLH</sub> t <sub>PHL</sub>	14	ns
$\bar{R}$ , $\bar{S}$ to Q, $\bar{Q}$ (C <sub>L</sub> = 15 pF) (Fig. 4)	t <sub>PLH</sub> t <sub>PHL</sub>	17	ns
CP Frequency (C <sub>L</sub> = 15 pF)	f <sub>MAX</sub>	50	Mhz
Input Capacitance	C <sub>IN</sub>	3.5	pF
Power Dissipation Capacitance*	C <sub>PD</sub>	30	pF

\*C<sub>PD</sub> is used to determine the dynamic power consumption, per flip-flop.

$$PD = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

f<sub>i</sub> = input frequency

f<sub>o</sub> = output frequency

C<sub>L</sub> = output load capacitance

V<sub>CC</sub> = supply voltage




Fig. 3 — Clock pre-requisite and propagation delays.




Fig. 4 — Reset or Set pre-requisite and propagation delays.




Fig. 5 — Data pre-requisite times.





Fig. 6 — Output transition times.

**Input Level**  
 $V_S$

**54/74HC**  
 $V_{CC}$   
50%  $V_{CC}$

**54/74HCT**  
3V  
1.3V



### 3-to-8 Line Decoder/Demultiplexer Inverting and Non-Inverting

**Type Features:**

- Select one of eight data output (active LOW for 138, active HIGH for 238)
- I/O port or memory selector
- 3 Enable Inputs to simplify cascading
- Typical propagation delay of 13ns @  $V_{CC} = 5V$ , 15pF, +25°C

**Family Features:**

- Fanout [Over Temperature Range]:  
 Standard Outputs - 10 LSTTL Loads  
 Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
 CD74HC/HCT/HCU: -40 to +85°C
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
 2 to 6 V Operation  
 High Noise Immunity:  $N_{IL} \approx 20\%$ ,  $N_{IH} \approx 30\%$  of  $V_{CC}$ ; @  $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:  
 4.5 to 5.5 V Operation  
 Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8V$  Max.,  $V_{IH} = 2V$  Min.  
 CMOS Input Compatibility  
 $I_{INi} \leq 1\mu A$  @  $V_{OL}$ ,  $V_{OH}$

The RCA-CD54/74HC138,238 and CD54/74HCT138,238 are high speed silicon gate CMOS decoders, and are well suited to memory address decoding or data routing applications. Both circuits feature low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic. Both circuits have 3 binary select inputs ( $A_0$ ,  $A_1$ , and  $A_2$ ). If the device is enabled these inputs determine which one of the eight normally high outputs of the HC/HCT138 series will go low or which of the normally low outputs of the HC/HCT238 series will go high.

Two active low and one active high enables ( $E_1$ ,  $E_2$ , and  $E_3$ ) are provided to ease the cascading of decoders. The decoder's outputs can drive 10 low power Schottky TTL equivalent loads.

The CD54HC138,238 and CD54HCT138,238 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC138,238 and CD74HCT138,238 are supplied in 16-lead dual-in-line plastic packages (E suffix).

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground).....	-0.5 to +7 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5V$ OR $V_i > V_{CC} + 0.5V$ ).....	$\pm 20$ mA
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5V$ OR $V_o > V_{CC} + 0.5V$ ).....	$\pm 20$ mA
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5V < V_o < V_{CC} + 0.5V$ ).....	$\pm 25$ mA
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ):.....	$\pm 50$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ C$ (PACKAGE TYPE E).....	500 mW
For $T_A = +60$ to $+85^\circ C$ (PACKAGE TYPE E).....	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
For $T_A = -55$ to $+100^\circ C$ (PACKAGE TYPE F).....	500 mW
For $T_A = +100$ to $+125^\circ C$ (PACKAGE TYPE F).....	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F.....	-55 to $+125^\circ C$
PACKAGE TYPE E.....	-40 to $+85^\circ C$
STORAGE TEMPERATURE ( $T_{stg}$ ).....	-65 to $+150^\circ C$
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max.....	$+265^\circ C$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only.....	$+300^\circ C$



**CD54/74HC138, CD54/74HCT138  
CD54/74HC238, CD54/74HCT238**

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A$ = Full Package Temperature Range) $V_{CC}$ .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage $V_{in}, V_{out}$	0	$V_{CC}$	V
Operating Temperature $T_A$ :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times $t_r, t_f$			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC138/238/CD54HC138/238										CD74HCT138/238/CD54HCT138/238								U U I T S			
	TEST CONDITIONS		74HC/54HC Series			74HC Series		54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series		54HCT Series				
	$V_{IN}$	V	$V_{CC}$	+25°C			-40/+85°C		-55/+125°C			$V_{IN}$	$V_{CC}$	+25°C			-40/+85°C			-55/+125°C		
			V	Min	Typ	Max	Min	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage	$V_{IH}$		2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage	$V_{IL}$		2	—	—	0.3	—	0.3	—	0.3	—	4.5		—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	0.9	—	0.9	—	0.9	—	5.5										
			6	—	—	1.2	—	1.2	—	1.2	—											
High-Level Output Voltage	$V_{OH}$	$V_{IL}$ or $I_o = -20\mu A$	2	1.9	—	—	1.9	—	1.9	—	$V_{IL}$										V	
CMOS Loads		$V_{IH}$	4.5	4.4	—	—	4.4	—	4.4	—	or $V_{IH}$	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	
		$V_{IH}$	6	5.9	—	—	5.9	—	5.9	—	$V_{IH}$	—	—	—	—	—	—	—	—	—	—	
TTL Loads (Standard Output)		or $V_{IH}$	-4	4.5	3.98	—	—	3.84	—	3.7	—	or $V_{IH}$	4.5	3.98	—	—	3.84	—	3.7	—	—	
		$V_{IH}$	-5.2	6	5.48	—	—	5.34	—	5.2	—	$V_{IH}$	—	—	—	—	—	—	—	—	—	
Low-Level Output Voltage	$V_{OL}$	$V_{IL}$ or $I_o = 20\mu A$	2	—	—	0.1	—	0.1	—	0.1	$V_{IL}$	—	—	—	—	—	—	—	—	—	—	
CMOS Loads		$V_{IH}$	4.5	—	—	0.1	—	0.1	—	0.1	or $V_{IH}$	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	
		$V_{IH}$	6	—	—	0.1	—	0.1	—	0.1	$V_{IH}$	—	—	—	—	—	—	—	—	—	—	
TTL Loads (Standard Output)		or $V_{IH}$	4	4.5	—	—	0.26	—	0.33	—	or $V_{IH}$	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	
		$V_{IH}$	5.2	6	—	—	0.26	—	0.33	—	$V_{IH}$	—	—	—	—	—	—	—	—	—	—	
Input Leakage Current	$I_{IN}$	$V_{CC}$ or Gnd	6	—	—	$\pm 0.1$	—	$\pm 1$	—	$\pm 1$	$V_{CC}$ or Gnd	5.5	—	—	$\pm 0.1$	—	$\pm 1$	—	$\pm 1$	—	$\mu A$	
Quiescent Device Current	$I_{CC}$	$V_{CC}$ or Gnd	6	—	—	8	—	80	—	160	$V_{CC}$ or Gnd	5.5	—	—	8	—	80	—	160	—	$\mu A$	

**CD54/74HC138, CD54/74HCT138**  
**CD54/74HC238, CD54/74HCT238**




Fig. 1 — Logic Diagram for HC/HCT 138




Fig. 2 — Logic Diagram for HC/HCT 238

**CD54/74HC138, CD54/74HCT138  
CD54/74HC238, CD54/74HCT238**

**SWITCHING CHARACTERISTICS (C<sub>L</sub>=50 pF, Input t<sub>r</sub>=t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Address to Output (Fig. 3)	t <sub>PLH</sub>	2		150		—		190		—		225		—	ns
	t <sub>PHL</sub>	4.5		30		35		38		44		45		53	
		6		26		—		33		—		38		—	
Propagation Delay, Enable Output (Fig. 4)	t <sub>PLH</sub>	2		175		—		220		—		265		—	ns
	t <sub>PHL</sub>	4.5		35		40		44		50		53		60	
		6		30		—		37		—		45		—	
Transition Times (Fig. 3)	t <sub>TLH</sub>	2		75		—		95		—		110		—	ns
	t <sub>THL</sub>	4.5		15		15		19		19		22		22	
		6		13		—		16		—		19		—	

**SWITCHING CHARACTERISTICS (V<sub>CC</sub>=5 V, T<sub>A</sub>=25°C, C<sub>L</sub> = 15 pF, Input t<sub>r</sub>=t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Unit
Propagation Delay, Address to Output Y (C <sub>L</sub> =15 pF) (Fig. 3)	t <sub>PLH</sub>		
	t <sub>PHL</sub>	13	ns
Capacitance (Power Dissipation)	*C <sub>PD</sub>	30	pF
Input Capacitance	C <sub>IN</sub>	3.5	pF

\*C<sub>PD</sub> is used to determine the dynamic power consumption, per gate.

PD = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f<sub>i</sub> + Σ C<sub>L</sub> V<sub>CC</sub><sup>2</sup> f<sub>o</sub> where

- f<sub>i</sub> = input frequency
- f<sub>o</sub> = output frequency
- C<sub>L</sub> = output load capacitance
- V<sub>CC</sub> = supply voltage




Fig. 3 — Transition times and propagation delay times.




Fig. 4 — Transitional times and propagation delay times.

Input Level	54/74HC	54/74HCT
V <sub>CC</sub>		3V
V <sub>S</sub>	50% V <sub>CC</sub>	1.3V

Input Level	54/74HC	54/74HCT
V <sub>CC</sub>		3V
V <sub>S</sub>	50% V <sub>CC</sub>	1.3V

**CD54/74HC138, CD54/74HCT138**  
**CD54/74HC238, CD54/74HCT238**

**TRUTH TABLE**  
**CD54/74HC138, CD54/74HCT138**


ENABLE		ADDRESS			OUTPUTS							
$\bar{E}_3$	$\bar{E}_0$	$A_2$	$A_1$	$A_0$	$Y_0$	$Y_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	$Y_7$
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

H = High level, L = low level, X = don't care  
 $\bar{E}_0 = \bar{E}_1 + \bar{E}_2$

**TRUTH TABLE**  
**CD54/74HC238, CD54/74HCT238**


ENABLE		ADDRESS			OUTPUTS							
$\bar{E}_3$	$\bar{E}_0$	$A_2$	$A_1$	$A_0$	$Y_0$	$Y_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	$Y_7$
X	H	X	X	X	L	L	L	L	L	L	L	L
L	X	X	X	X	L	L	L	L	L	L	L	L
H	L	L	L	L	H	L	L	L	L	L	L	L
H	L	L	L	H	L	H	L	L	L	L	L	L
H	L	L	H	L	L	L	H	L	L	L	L	L
H	L	L	H	H	L	L	L	H	L	L	L	L
H	L	H	L	L	L	L	L	L	H	L	L	L
H	L	H	L	H	L	L	L	L	L	H	L	L
H	L	H	H	L	L	L	L	L	L	L	H	L
H	L	H	H	H	L	L	L	L	L	L	L	H

H = High level, L = low level, X = don't care  
 $\bar{E}_0 = \bar{E}_1 + \bar{E}_2$



92CS- 36975

Fig. 5 — Functional diagram for HC/HCT 138, 238.



## Quad 2-Input Multiplexer; Inverting

### Type Features:

- Buffered inputs
- Typical Propagation Delay (In to Output)=12 ns @  $V_{CC}=5$  V,  $C_L=15$  pF,  $T_A=25^\circ$  C

### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU:  $-40$  to  $+85^\circ$  C
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics

The RCA-CD54/74HC158 and CD54/74HCT158 are quad 2-input multiplexers which select four bits of data from two sources under the control of a common Select input (S). The Enable input (E) is active LOW. When (E) is HIGH, all of the outputs (1Y-4Y) are forced HIGH regardless of all other input conditions.

Moving data from two groups of registers to four common output busses is a common use of the 158. The state of the Select input determines the particular register from which the data comes. It can also be used as a function generator.

The CD54HC158 and CD54HCT158 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC158 and CD74HCT158 are supplied in 16-lead dual-in-line plastic packages (E suffix).

### ■ CD54HC/CD74HC Types:

2 to 6 V Operation

High Noise Immunity:  $N_{IL}=20\%$ ,  $N_{IH}=30\%$  of  $V_{CC}$ ; @  $V_{CC}=5$  V

### ■ CD54HCT/CD74HCT Types:

4.5 to 5.5 V Operation

Direct LSTTL Input Logic Compatibility

$V_{IL}=0.8$  V Max.,  $V_{IH}=2$  V Min.

CMOS Input Compatibility

$I_{IN} \leq 1 \mu$ A @  $V_{OL}$ ,  $V_{OH}$

### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):

(Voltages referenced to ground) ..... -0.5 to +7 V

DC INPUT DIODE CURRENT,  $I_{IK}$  (FOR  $V_i < -0.5$  V OR  $V_i > V_{CC} + 0.5$  V) .....  $\pm 20$  mA

DC OUTPUT CURRENT,  $I_{OK}$  (FOR  $V_o < -0.5$  V OR  $V_o > V_{CC} + 0.5$  V) .....  $\pm 20$  mA

DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR  $-0.5$  V  $< V_o < V_{CC} + 0.5$  V) .....  $\pm 25$  mA

DC  $V_{CC}$  OR GROUND CURRENT, PER PIN ( $I_{CC}$ ): .....  $\pm 50$  mA

#### POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -40$  to  $+60^\circ$  C (PACKAGE TYPE E) ..... 500 mW

For  $T_A = +60$  to  $+85^\circ$  C (PACKAGE TYPE E) ..... Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For  $T_A = -55$  to  $+100^\circ$  C (PACKAGE TYPE F) ..... 500 mW

For  $T_A = +100$  to  $+125^\circ$  C (PACKAGE TYPE F) ..... Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

#### OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE F .....  $-55$  to  $+125^\circ$  C

PACKAGE TYPE E .....  $-40$  to  $+85^\circ$  C

STORAGE TEMPERATURE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ$  C

#### LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:

At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ$  C

Unit inserted into a PC Board (min. thickness  $1/16$  in., 1.59 mm)

with solder contacting lead tips only .....  $+300^\circ$  C

**CD54/74HC158**  
**CD54/74HCT158**




Fig. 1 - Functional diagram.




Fig. 2 - Logic diagram.

**FUNCTION TABLE**

Enable	Select Input	Data Inputs		Output
		I <sub>0</sub>	I <sub>1</sub>	
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T <sub>A</sub> =Full Package Temperature Range) V <sub>CC</sub> .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V <sub>in</sub> , V <sub>out</sub>	0	V <sub>CC</sub>	V
Operating Temperature T <sub>A</sub> :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t <sub>r</sub> , t <sub>f</sub>			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC158/CD54HC158										CD74HCT158/CD54HCT158								UNITS			
	TEST CONDITIONS		74HC/54HC Series			74HC Series		54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series		54HCT Series				
	V <sub>IN</sub>	V <sub>CC</sub>	+25° C			-40/+85° C		-55/+125° C			V <sub>IN</sub>	V <sub>CC</sub>	+25° C			-40/+85° C		-55/+125° C				
	V	V	Min	Typ	Max	Min	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max		Min	Max	
High-Level Input Voltage V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	4.5									V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5	2	—	—	2	—	2	—	—		
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage V <sub>IL</sub>			2	—	—	0.3	—	0.3	—	0.3	—	4.5	—	—	0.8	—	0.8	—	0.8	—	V	
			4.5	—	—	0.9	—	0.9	—	0.9	—	5.5	—	—	—	—	—	—	—	—		
			6	—	—	1.2	—	1.2	—	1.2	—											
High-Level Output Voltage V <sub>OH</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> =-20μA	2	1.9	—	—	1.9	—	1.9	—	V <sub>IL</sub>										V	
	or		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	—		
	V <sub>IH</sub>		6	5.9	—	—	5.9	—	5.9	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—		
	V <sub>IL</sub>	I <sub>O</sub> (mA)									V <sub>IL</sub>											
	or		-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	V	
	V <sub>IH</sub>		-5.2	6	5.48	—	—	5.34	—	5.2	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—		
Low-Level Output Voltage V <sub>OL</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> =20μA	2	—	—	0.1	—	0.1	—	0.1	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	V	
	or		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1		
	V <sub>IH</sub>		6	—	—	0.1	—	0.1	—	0.1	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—		
	V <sub>IL</sub>	I <sub>O</sub> (mA)	—	—	—	—	—	—	—	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—		
	or		4	4.5	—	—	0.26	—	0.33	—	0.4	—	or	4.5	—	—	0.26	—	0.33	—	0.4	V
	V <sub>IH</sub>		5.2	6	—	—	0.26	—	0.33	—	0.4	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	
Input Leakage Current I <sub>IN</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA	
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	I <sub>OUT</sub> =0	6	—	—	8	—	80	—	160	V <sub>CC</sub> or Gnd	5.5	—	—	8	—	80	—	160	—	μA	

# CD54/74HC158 CD54/74HCT158

SWITCHING CHARACTERISTICS ( $V_{CC}=5\text{ V}$ ,  $T_A=25^\circ\text{ C}$ , Input  $t_r, t_f=6\text{ ns}$ )


CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Units
$\overline{\text{In}}$ to $\overline{\text{Y}}$ ( $C_L = 15\text{ pF}$ )	$t_{PHL}$ $t_{PLH}$	12	ns
$\overline{\text{E}}$ to $\overline{\text{Y}}$ ( $C_L = 15\text{ pF}$ )	$t_{PHL}$ $t_{PLH}$	13	ns
S to $\overline{\text{Y}}$ ( $C_L = 15\text{ pF}$ )	$t_{phi}$ $t_{pih}$	13	ns
Input Capacitance	$C_{in}$	3.5	pF
Power Dissipation Capacitance*	$C_{PD}$	35	pF

\*  $C_{PD}$  is used to determine the dynamic power consumption, per multiplexer.

PD =  $C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$  where  $f_i$  = input frequency  
 $f_o$  = output frequency  
 $C_L$  = output load capacitance  
 $V_{CC}$  = supply voltage.


SWITCHING CHARACTERISTICS ( $C_L=50\text{ pF}$ , Input  $t_r, t_f=6\text{ ns}$ )

CHARACTERISTIC	SYMBOL	$V_{CC}$	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay $\overline{\text{In}}$ to $\overline{\text{Y}}$ (Figure 3)	$t_{PLH}$	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
	$t_{PHL}$	4.5	—	28	—	30	—	35	—	38	—	42	—	45	
		6	—	24	—	—	—	30	—	—	—	36	—	—	
Propagation Delay S to $\overline{\text{Y}}$ (Figure 3)	$t_{PLH}$	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
	$t_{PHL}$	4.5	—	32	—	35	—	40	—	44	—	48	—	53	
		6	—	27	—	—	—	34	—	—	—	41	—	—	
Propagation Delay $\overline{\text{E}}$ to $\overline{\text{Y}}$ (Figure 4)	$t_{PLH}$	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	$t_{PHL}$	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time (Figure 3 or 4)	$t_{TLH}$	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	$t_{THL}$	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	



INPUT LEVEL  
 $V_S$

74/54 HC  
 $V_{CC}$   
50%  $V_{CC}$




74/54 HCT  
3 V  
1.3 V

Fig. 3 - Inputs or select to output propagation delays and output transition times.

Fig. 4 - Enable to output propagation delays and output transition times.





## 8-Bit Parallel-In/Serial-Out Shift Register

### Type Features:

- Buffered inputs
- Typical  $F_{max} = 50 \text{ MHz}$  @  $V_{CC} = 5.0 \text{ V}$ ,  $C_L = 15 \text{ pF}$ ,  $T_A = 25^\circ \text{ C}$

### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU:  $-40$  to  $+85^\circ \text{ C}$
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL} = 20\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$ ; @  $V_{CC} = 5 \text{ V}$

The RCA-CD54/74HC166 and CD54/74HCT166 8-bit shift register is fabricated with silicon gate CMOS technology. It possesses the low power consumption of standard CMOS integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky device.

The CD54/74HCT166 is functionally as well as pin compatible with the standard 54LS/74LS166.

The 166 is an 8-bit shift register that has fully synchronous serial or parallel data entry selected by an active LOW Parallel Enable ( $\overline{PE}$ ) input. When the  $\overline{PE}$  is LOW one setup time before the LOW-to-HIGH clock transition, parallel data is entered into the register. When  $\overline{PE}$  is HIGH, data is entered into internal bit position  $Q_0$  from Serial Data Input (DS), and the remaining bits are shifted one place to the right ( $Q_0 \rightarrow Q_1 \rightarrow Q_2$ , etc.) with each positive-going clock transition. For expansion of the register in parallel to serial converters, the  $Q_7$  output is connected to the DS input of the succeeding stage.

- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8 \text{ V Max.}$ ,  $V_{IH} = 2 \text{ V Min.}$   
CMOS Input Compatibility  
 $I_{IN} \leq 1 \mu\text{A}$  @  $V_{OL}$ ,  $V_{OH}$

The clock input is a gated OR structure which allows one input to be used as an active LOW Clock Enable ( $\overline{CE}$ ) input. The pin assignment for the CP and  $\overline{CE}$  inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of  $\overline{CE}$  input should only take place while the CP is HIGH for predictable operation.

A LOW on the Master Reset ( $\overline{MR}$ ) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.

The CD54HC166 and CD54HCT166 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC166 and CD74HCT166 are supplied in 16-lead dual-in-line plastic packages (E suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground)	.....-0.5 to +7 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5 \text{ V}$ OR $V_i > V_{CC} + 0.5 \text{ V}$ )	..... $\pm 20 \text{ mA}$
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5 \text{ V}$ OR $V_o > V_{CC} + 0.5 \text{ V}$ )	..... $\pm 20 \text{ mA}$
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5 \text{ V} < V_o < V_{CC} + 0.5 \text{ V}$ )	..... $\pm 25 \text{ mA}$
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ):	..... $\pm 50 \text{ mA}$
POWER DISSIPATION PER PACKAGE ( $P_d$ ):	
For $T_A = -40$ to $+60^\circ \text{ C}$ (PACKAGE TYPE E)	..... 500 mW
For $T_A = +60$ to $+85^\circ \text{ C}$ (PACKAGE TYPE E)	..... Derate Linearly at 8 mW/ $^\circ \text{ C}$ to 300 mW
For $T_A = -55$ to $+100^\circ \text{ C}$ (PACKAGE TYPE F)	..... 500 mW
For $T_A = +100$ to $+125^\circ \text{ C}$ (PACKAGE TYPE F)	..... Derate Linearly at 8 mW/ $^\circ \text{ C}$ to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F	..... $-55$ to $+125^\circ \text{ C}$
PACKAGE TYPE E	..... $-40$ to $+85^\circ \text{ C}$
STORAGE TEMPERATURE ( $T_{stg}$ )	..... $-65$ to $+150^\circ \text{ C}$
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32 \text{ in.}$ ( $1.59 \pm 0.79 \text{ mm}$ ) from case for 10 s max.	..... $+265^\circ \text{ C}$
Unit inserted into a PC Board (min. thickness $1/16 \text{ in.}$ , $1.59 \text{ mm}$ ) with solder contacting lead tips only	..... $+300^\circ \text{ C}$

**CD54/74HC166**  
**CD54/74HCT166**




Fig. 1 - Logic diagram.




Fig. 2 - Functional diagram.

**TRUTH TABLE**

Inputs					Serial	Internal Outputs		Output QH
Master Reset	Parallel Enable	Clock Enable	Clock	Parallel D0 D7		Q0 Q1		
					L	X	X	X
H	X	L	L	X	Q00	Q10	Q0	
H	L	L	↑	X	a ... h	a b	h	
H	H	L	↑	H	X	H Q0n	Q6n	
H	H	L	↑	L	X	L Q0n	Q6n	
H	X	H	↑	X	X	Q00	Q10	Q70

H = high level (steady state).

L = low level (steady state).

X = irrelevant (any input, including transitions).

↑ = transition from low to high level.

a ... h = the level of steady-state input at inputs D0 thru D7, respectively.

Q00, Q10, Q70 = the level of Q0, Q1, or Q7, respectively, before the indicated steady-state input conditions were established.

Q0n, Q6n = the level of Q0 or Q6, respectively, before the most recent ↑ transition of the clock.

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For TA = Full Package Temperature Range) VCC: CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage VIN, VOUT	0	VCC	V
Operating Temperature TA: CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, tr, tf at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	TEST CONDITIONS	CD74HC166/CD54HC166								CD74HCT166/CD54HCT166								UNITS				
		74HC/54HC		74HC		54HC		74HCT/54HCT		74HCT		54HCT		N								
		Series		Series		Series		Series		Series		Series			I							
		+25° C		-40/ +85° C		-55/ +125° C		+25° C		-40/ +85° C		-55/ +125° C				T						
VIN	V	Min	Typ	Max	Min	Max	Min	Max	VIN	VCC	Min	Typ	Max	Min	Max		Min	Max	S			
High-Level Input Voltage	VIH		2	1.5	—	—	1.5	—	1.5	—	4.5	—	—	—	—	—	—	—	V			
			4.5	3.15	—	—	3.15	—	3.15	—	5.5	2	—	—	2	—	2	—				
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage	VIL		2	—	—	0.3	—	0.3	—	0.3	4.5	—	—	0.8	—	0.8	—	0.8	V			
			4.5	—	—	0.9	—	0.9	—	0.9	5.5	—	—	0.8	—	0.8	—	0.8				
			6	—	—	1.2	—	1.2	—	1.2												
High-Level Output Voltage CMOS Loads	VOH	VIL	2	1.9	—	—	1.9	—	1.9	—	VIL								V			
		or	4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4				
		VIH	6	5.9	—	—	5.9	—	5.9	—	VIH	—	—	—	—	—	—	—				
	TTL Loads (Standard Output)	VIL	Io (mA)									VIL								V		
			or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—		3.7	
			VIH	-5.2	6	5.48	—	—	5.34	—	5.2	—	VIH	—	—	—	—	—	—		—	
Low-Level Output Voltage CMOS Loads	VOL	VIL	2	—	—	0.1	—	0.1	—	0.1	VIL	—	—	—	—	—	—	—	V			
		or	4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—		0.1		
		VIH	6	—	—	0.1	—	0.1	—	0.1	VIH	—	—	—	—	—	—	—				
	TTL Loads (Standard Output)	VIL	Io (mA)	—	—	—	—	—	—	—	—	VIL	—	—	—	—	—	—	—	V		
			or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33		—	0.4
			VIH	5.2	6	—	—	0.26	—	0.33	—	0.4	VIH	—	—	—	—	—	—		—	
Input Leakage Current	IIN	VCC or Gnd	6	—	—	±0.1	—	±1	—	±1	VCC or Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA		
Quiescent Device Current	Icc	VCC or Gnd	6	—	—	8	—	80	—	160	VCC or Gnd	5.5	—	—	8	—	80	—	160	μA		

**CD54/74HC166**  
**CD54/74HCT166**

**PRE-REQUISITE FOR SWITCHING FUNCTION**

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Frequency $f_{max}$ Fig. 3	2	6	—	—	5	—	—	—	4	—	—	—	MHz	
	4.5	30	25	—	25	20	—	20	16	—	—	—		
	6	35	—	—	29	—	—	23	—	—	—	—		
$\overline{MR}$ Pulse Width $t_w$ Fig. 4	2	125	—	—	155	—	—	—	190	—	—	—	ns	
	4.5	25	35	—	31	44	—	38	53	—	—	—		
	6	22	—	—	26	—	—	32	—	—	—	—		
Clock Pulse Width $t_w$ Fig. 3	2	80	—	—	100	—	—	—	120	—	—	—	ns	
	4.5	16	20	—	20	25	—	24	30	—	—	—		
	6	14	—	—	17	—	—	20	—	—	—	—		
Set-up Time Data and $\overline{CE}$ to Clock, Fig. 5, 6	2	100	—	—	125	—	—	—	150	—	—	—	ns	
	4.5	20	20	—	25	25	—	30	30	—	—	—		
	6	17	—	—	21	—	—	26	—	—	—	—		
Hold Time Data and $\overline{CE}$ to Clock, Fig. 5	2	0	—	—	0	—	—	—	0	—	—	—	ns	
	4.5	0	0	—	0	0	—	0	0	—	—	—		
	6	0	—	—	0	—	—	0	—	—	—	—		
Removal Time $\overline{MR}$ to Clock Fig. 4	2	0	—	—	0	—	—	—	0	—	—	—	ns	
	4.5	0	0	—	0	0	—	0	0	—	—	—		
	6	0	—	—	0	—	—	0	—	—	—	—		
Set-up Time $\overline{PE}$ to CP Fig. 6	2	150	—	—	190	—	—	—	225	—	—	—	ns	
	4.5	30	30	—	38	38	—	45	45	—	—	—		
	6	26	—	—	33	—	—	38	—	—	—	—		
Hold Time $\overline{PE}$ to CP Fig. 6	2	0	—	—	0	—	—	—	0	—	—	—	ns	
	4.5	0	0	—	0	0	—	0	0	—	—	—		
	6	0	—	—	0	—	—	0	—	—	—	—		


**SWITCHING CHARACTERISTICS (CL = 50 pF, Input  $t_r = t_f = 6$  ns)**

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Clock to Output $t_{plh}$ Fig. 3	2	—	175	—	—	220	—	—	—	265	—	—	ns	
	4.5	—	35	40	—	44	50	—	53	60	—	—		
	6	—	30	—	—	37	—	—	45	—	—	—		
Output Transition Time $t_{TLH}$ Fig. 3	2	—	75	—	—	95	—	—	110	—	—	—	ns	
	4.5	—	15	15	—	19	19	—	22	22	—	—		
	6	—	13	—	—	16	—	—	19	—	—	—		
Propagation Delay $\overline{MR}$ to Output Fig. 4	2	—	200	—	—	250	—	—	300	—	—	—	ns	
	4.5	—	40	45	—	50	56	—	60	68	—	—		
	6	—	34	—	—	43	—	—	51	—	—	—		

**SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C, Input tr = tr = 6 ns)**

CHARACTERISTIC		54/74HC/HCT TYPICAL	UNIT
Propagation Delay, (CL = 15 pF) Clock to Q	t <sub>PLH</sub>	15	ns
	t <sub>PHL</sub>		
Maximum Clock Frequency (CL = 15 pF)	f <sub>max</sub>	50	MHz
Input Capacitance	C <sub>in</sub>	3.5	pF
Power Dissipation Capacitance*	CPD	25	pF


\*CPD is used to determine the dynamic power consumption, per function.



92CS-37126

	54/74HC	54/74HCT
Input Level	V <sub>CC</sub>	3.0 V
VS	50% V <sub>CC</sub>	1.3 V


Fig. 3 - Clock pre-requisite times and propagation and output transition times.



92CS-37127

	54/74HC	54/74HCT
Input Level	V <sub>CC</sub>	3.0 V
VS	50% V <sub>CC</sub>	1.3 V


Fig. 4 - Master reset pre-requisite times and propagation delays.



92CS-37128

	54/74HC	54/74HCT
Input Level	V <sub>CC</sub>	3.0 V
VS	50% V <sub>CC</sub>	1.3 V


Fig. 5 - Data pre-requisite times.



92CS-37129

	54/74HC	54/74HCT
Input Level	V <sub>CC</sub>	3.0 V
VS	50% V <sub>CC</sub>	1.3 V

Fig. 6 - Parallel enable or clock enable pre-requisite times.



## Quad D Flip-Flop with Reset

### Type Features:

- Common Clock and Asynchronous Reset on four D-Type Flip-Flops
- Positive edge-pulse triggering
- Complement Outputs
- Buffered Inputs
- Typical  $F_{max} = 50 \text{ MHz @ } V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF, } T_A = 25^\circ \text{ C}$

### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT:  $-40$  to  $+85^\circ \text{ C}$
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs

The RCA CD54/74HC175 and the CD54/74HCT175 are high speed Quad D-Type Flip-Flops with individual D-inputs and Q,  $\bar{Q}$  complementary outputs. The devices are fabricated using silicon gate CMOS technology. They have the low power consumption advantage of standard CMOS ICs and the ability to drive 10 LSTTL devices.


Information at the D input is transferred to the Q and  $\bar{Q}$  outputs on the positive-going edge of the clock pulse. All four Flip-Flops are controlled by a common clock ( $\bar{CP}$ ) and a common reset ( $\bar{MR}$ ). Resetting is accomplished by a low voltage level independent of the clock. All four Q outputs are reset to a logic 0 and all four  $\bar{Q}$  outputs to a logic 1.

The CD54HC175 and CD54HCT175 are supplied in 16-lead dual-in-line ceramic packages (F-suffix) and the CD74HC175 and CD74HCT175 are supplied in 16-lead dual-in-line plastic packages (E-suffix).

- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL} = 20\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$ ; @  $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{iL} = 0.8 \text{ V Max.}$ ,  $V_{iH} = 2 \text{ V Min.}$   
CMOS Input Compatibility  
 $I_{iN} \leq 1 \mu\text{A @ } V_{OL}, V_{OH}$

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground)	$-0.5$ to $+7 \text{ V}$
DC INPUT DIODE CURRENT, $I_{iK}$ (FOR $V_i < -0.5 \text{ V}$ OR $V_i > V_{CC} + 0.5 \text{ V}$ )	$\pm 20 \text{ mA}$
DC OUTPUT CURRENT, $I_{oK}$ (FOR $V_o < -0.5 \text{ V}$ OR $V_o > V_{CC} + 0.5 \text{ V}$ )	$\pm 20 \text{ mA}$
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5 \text{ V} < V_o < V_{CC} + 0.5 \text{ V}$ )	$\pm 25 \text{ mA}$
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ):	$\pm 50 \text{ mA}$
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ \text{ C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ \text{ C}$ (PACKAGE TYPE E)	Derate Linearly at $8 \text{ mW}/^\circ \text{ C}$ to 300 mW
For $T_A = -55$ to $+100^\circ \text{ C}$ (PACKAGE TYPE F)	500 mW
For $T_A = +100$ to $+125^\circ \text{ C}$ (PACKAGE TYPE F)	Derate Linearly at $8 \text{ mW}/^\circ \text{ C}$ to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F	$-55$ to $+125^\circ \text{ C}$
PACKAGE TYPE E	$-40$ to $+85^\circ \text{ C}$
STORAGE TEMPERATURE ( $T_{stg}$ )	$-65$ to $+150^\circ \text{ C}$
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32 \text{ in.}$ ( $1.59 \pm 0.79 \text{ mm}$ ) from case for 10 s max.	$+265^\circ \text{ C}$
Unit inserted into a PC Board (min. thickness $1/16 \text{ in.}$ , $1.59 \text{ mm}$ ) with solder contacting lead tips only	$+300^\circ \text{ C}$



92CM-36949

Fig. 1 - Logic block diagram.

**TRUTH TABLE**  
**(EACH FLIP-FLOP)**

INPUTS			OUTPUTS	
RESET (MR)	CLOCK CP	DATA D <sub>n</sub>	Q <sub>n</sub>	$\overline{Q}_n$
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	Q <sub>0</sub>	$\overline{Q}_0$

H = High Level (Steady State)  
 L = Low Level (Steady State)  
 X = Irrelevant  
 ↑ = Transition from Low to High Level  
 Q<sub>0</sub>,  $\overline{Q}_0$  = Levels Before the Indicated Steady-State  
 Input Conditions were Established




Fig. 2 - Functional diagram.

# CD54/74HC175 CD54/74HCT175

## RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For TA = Full Package Temperature Range) VCC:* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage VIN, VOUT	0	VCC	V
Operating Temperature TA: CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, tr, tf at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

\*Unless otherwise specified, all voltages are referenced to Ground.

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC175/CD54HC175										CD74HCT175/CD54HCT175										UNITS							
	TEST CONDITIONS			74HC/54HC Series			74HC Series				54HC Series				TEST COND.		74HCT/54HCT Series			74HCT Series				54HCT Series				
	VIN			VCC			+25°C			-40/+85°C		-55/+125°C		VIN		VCC		+25°C				-40/+85°C		-55/+125°C				
	V		V	Min	Typ	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max	Min	Max	Min		Max						
High-Level Input Voltage VIH			2	1.5	—	—	1.5	—	1.5	—	4.5											V						
			4.5	3.15	—	—	3.15	—	3.15	—	5.5	2	—	—	2	—	2	—	—	—	—	—	V					
			6	4.2	—	—	4.2	—	4.2	—													V					
Low-Level Input Voltage VIL			2	—	—	0.3	—	0.3	—	0.3	4.5	—	—	0.8	—	0.8	—	0.8	—	0.8	—	0.8	V					
			4.5	—	—	0.9	—	0.9	—	0.9	5.5	—	—	—	—	—	—	—	—	—	—	—	V					
			6	—	—	1.2	—	1.2	—	1.2													V					
High-Level Output Voltage VOH CMOS Loads	VIL	Io=-20µA	2	1.9	—	—	1.9	—	1.9	—	VIL												V					
	or		4.5	4.4	—	—	4.4	—	4.4	—	4.5	4.4	—	—	4.4	—	4.4	—	—	—	—	—	V					
	VIH		6	5.9	—	—	5.9	—	5.9	—	VIH	—	—	—	—	—	—	—	—	—	—	—	V					
	VIL	Io (mA)									VIL												V					
or	-4		4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V						
VIH		-5.2	6	5.48	—	—	5.34	—	5.2	—	VIH	—	—	—	—	—	—	—	—	—	—	V						
Low-Level Output Voltage VOL CMOS Loads	VIL	Io=20µA	2	—	—	0.1	—	0.1	—	0.1	VIL	—	—	—	—	—	—	—	—	—	—	—	V					
	or		4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	V					
	VIH		6	—	—	0.1	—	0.1	—	0.1	VIH	—	—	—	—	—	—	—	—	—	—	—	V					
	VIL	Io (mA)									VIL	—	—	—	—	—	—	—	—	—	—	—	V					
or	4		4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V						
VIH		5.2	6	—	—	0.26	—	0.33	—	0.4	VIH	—	—	—	—	—	—	—	—	—	—	V						
Input Leakage Current IIN	VCC		6	—	—	±0.1	—	±1	—	±1	VCC											µA						
or	Gnd										or	5.5	—	—	±0.1	—	±1	—	±1	—	±1	—	µA					
Gnd											Gnd											µA						
Quiescent Device Current Icc	VCC		6	—	—	8	—	80	—	160	VCC											µA						
or	Gnd	Iout=0									or	5.5	—	—	8	—	80	—	160	—	160	—	µA					
Gnd											Gnd											µA						



PRE-REQUISITE FOR SWITCHING FUNCTION 54/74HC SERIES AND 54/74HCT SERIES

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Pulse Width Fig. 3	tw	2	80				100				120			ns
		4.5	16		20		20		25		24		30	
		6	14				17				20			
$\overline{\text{MR}}$ Pulse Width Fig. 4	tw	2	80				100				120			ns
		4.5	16		20		20		25		24		30	
		6	14				17				20			
Setup Time Data to Clock Fig. 5	tsu	2	100				125				150			ns
		4.5	20		20		25		25		30		30	
		6	17				21				26			
Hold Time Data to Clock Fig. 5	th	2	5				5				5			ns
		4.5	5		5		5		5		5		5	
		6	5				5				5			
Removal Time $\overline{\text{MR}}$ to Clock Fig. 4	trem	2	5				5				5			ns
		4.5	5		5		5		5		5		5	
		6	5				5				5			

SWITCHING CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Clock to Q or $\overline{\text{Q}}$ Fig. 3	tPLH	2		175				220				265		ns
		4.5		35		35		44		44		53		
		6		30				37				45		
	tPHL	2		175				220				265		
		4.5		35		35		44		44		53		
		6		30				37				45		
Propagation Delay ( $\overline{\text{MR}}$ ) to Q or $\overline{\text{Q}}$ Fig. 4	tPLH	2		175				220				265		
		4.5		35		35		44		44		53		
		6		30				37				45		
	tPHL	2		175				220				265		
		4.5		35		35		44		44		53		
		6		30				37				45		
Output Transition Time Fig. 6	tTLH	2		75				95				110		
		4.5		15		15		19		19		22		
		6		13				16				19		
	tTHL	2		75				95				110		
		4.5		15		15		19		19		22		
		6		13				16				19		
Clock Frequency fmax	fmax	2	6				5				4		MHz	
		4.5	30		25		25		20		20			
		6	35				29				23			

# CD54/74HC175 CD54/74HCT175


**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{ C}$ ,  $C_L = 15\text{ pF}$ , Input  $t_r = t_f = 6\text{ ns}$ )

CHARACTERISTIC		54/74HC/HCT TYPICAL	UNIT
Propagation Delay- Clock to Q or $\bar{Q}$ , Fig. 3	$t_{PLH}$	14	ns
	$t_{PHL}$		
Propagation Delay- $\overline{MR}$ to Q or $\bar{Q}$ , Fig. 4	$t_{PHL}$	14	ns
	$t_{PLH}$		
Power Dissipation Capacitance	CPD*	65	pF
Input Capacitance	$C_{in}$	3.5	pF

\*CPD is used to determine the dynamic power consumption, per flip-flop.

$$P_D = CPD V_{CC}^2 f_i + \sum CL V_{CC}^2 f_o \quad \text{where } f_i = \text{input frequency, } f_o = \text{output frequency,}$$


$CL = \text{output load capacitance, } V_{CC} = \text{supply voltage}$



	54/74HC	54/74HCT
Input Level	$V_{CC}$	3 V
$V_S$	50% $V_{CC}$	1.3 V

92CS-36951


Fig. 3 - Propagation delay times and clock pulse width.



	54/74HC	54/74HCT
Input Level	$V_{CC}$	3 V
$V_S$	50% $V_{CC}$	1.3 V

92CS-36952


Fig. 4 - Pre-requisite and propagation delay times for master reset.



	54/74HC	54/74HCT
Input Level	$V_{CC}$	3 V
$V_S$	50% $V_{CC}$	1.3 V


92CS-36954

Fig. 5 - Pre-requisite for clock.



92CS-36953

Fig. 6 - Transition times.



## 4-Bit Parallel Access Register

### Type Features:

- Asynchronous Master Reset
- J,  $\bar{K}$ , (D) inputs to first stage
- Fully synchronous serial or parallel data transfer
- Shift right and parallel load capability
- Complementary output from last stage
- Buffered inputs
- Typical  $f_{MAX}=50$  MHz @  $V_{CC}=5$  V,  $C_L=15$  pF,  $T_A=25^\circ$  C

### Family Features:

- Fanout (Over Temperature Range):  
 Standard Outputs - 10 LSTTL Loads  
 Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
 CD74HC/HCT/HCU:  $-40$  to  $+85^\circ$  C

The functional characteristics of the RCA-CD54/74HC195 and CD54/74HCT195 4-Bit Parallel Access Register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers at very high speeds.

The HC/HCT195 series operates in two primary modes: shift right (Q0-Q1) and parallel load, which are controlled by the state of the Parallel Enable ( $\bar{PE}$ ) input. Serial data enters the first flip-flop (Q0) via the J and  $\bar{K}$  inputs when the  $\bar{PE}$  input is high, and is shifted one bit in the direction Q0-Q1-Q2-Q3 following each LOW-to-HIGH clock transition. The J and  $\bar{K}$  inputs provide the flexibility of the JK-type input for special applications and, by tying the two pins together, the simple D-type input for general applications. The device appears as four common-clocked D flip-flops when the  $\bar{PE}$  input is LOW. After the LOW-to-HIGH clock transition, data on the parallel inputs (P0-P3) is transferred to the respective Q0-Q3 outputs. Shift left operation (Q3-Q2) can be achieved by tying the Qn outputs to the Dn-1 inputs and holding the  $\bar{PE}$  input low.

All parallel and serial data transfers are synchronous, occurring after each LOW-to-HIGH clock transition. The HC/HCT195 series utilizes edge-triggering; therefore, there is no restriction on the activity of the J,  $\bar{K}$ , Pn, and  $\bar{PE}$  inputs for logic operations, other than the set-up and hold time requirements. A LOW on the asynchronous Master Reset ( $\bar{MR}$ ) input sets all Q outputs LOW, independent of any other input condition.

The CD54HC195 and CD54HCT195 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC195 and CD74HCT195 are supplied in 16-lead dual-in-line plastic packages (E suffix).

- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
 2 to 6 V Operation  
 High Noise Immunity:  $N_{IL}=20\%$ ,  $N_{IH}=30\%$  of  $V_{CC}$ ; @  $V_{CC}=5$  V
- CD54HCT/CD74HCT Types:  
 4.5 to 5.5 V Operation  
 Direct LSTTL Input Logic Compatibility  
 $V_{IL}=0.8$  V Max.,  $V_{IH}=2$  V Min.  
 CMOS Input Compatibility  
 $I_{IN} \leq 1 \mu A$  @  $V_{OL}$ ,  $V_{OH}$

**CD54/74HC195**  
**CD54/74HCT195**





Fig. 1 - Logic diagram.

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	$\pm 20$ mA
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	$\pm 20$ mA
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5$ V $< V_o < V_{CC} + 0.5$ V)	$\pm 25$ mA
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ )	$\pm 50$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F	-55 to $+125^\circ$ C
PACKAGE TYPE E	-40 to $+85^\circ$ C
STORAGE TEMPERATURE ( $T_{STG}$ )	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C



**PINNING**  
 PE PARALLEL ENABLE INPUT (ACTIVE LOW)  
 D0 to D3 PARALLEL DATA INPUTS  
 J FIRST STAGE J-INPUT (ACTIVE HIGH)  
 K FIRST STAGE K-INPUT (ACTIVE LOW)  
 CP CLOCK INPUT (LOW-TO-HIGH EDGE TRIGGERED)  
 MR MASTER RESET INPUT (ACTIVE LOW)  
 Q0-Q3 BUFFERED PARALLEL OUTPUTS  
 Q3-bar BUFFERED INVERTED OUTPUT FROM LAST STAGE

92CS-37013

Fig. 2 - Function diagram.

**Function Table**

Operating Modes	INPUTS						OUTPUTS				
	MR	CP	PE	J	K	D <sub>n</sub>	Q0	Q1	Q2	Q3	Q3-bar
Asynchronous Reset	L	X	X	X	X	X	L	L	L	L	H
Shift, Set first stage	H	↑	h	h	h	X	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>2</sub> -bar
Shift, Reset first stage	H	↑	h	l	l	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>2</sub> -bar
Shift, Toggle first stage	H	↑	h	h	l	X	q <sub>0</sub> -bar	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>2</sub> -bar
Shift, Retain first stage	H	↑	h	l	h	X	q <sub>0</sub>	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>2</sub> -bar
Parallel Load	H	↑	l	X	X	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>	d <sub>3</sub> -bar

H=HIGH voltage level.

L=LOW voltage level.

X=Don't care.

l=LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

h=HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

d<sub>n</sub>, (q<sub>n</sub>)=Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH clock transition.

↑=LOW-to-HIGH clock transition.

# CD54/74HC195 CD54/74HCT195

## RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A$ =Full Package Temperature Range) $V_{CC}$ .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage $V_{in}$ , $V_{out}$	0	$V_{CC}$	V
Operating Temperature $T_A$ :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times $t_r$ , $t_f$			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC195/CD54HC195										CD74HCT195/CD54HCT195								U N I T S		
	TEST CONDITIONS		74HC/54HC Series			74HC Series		54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series		54HCT Series			
	$V_{IN}$		+25°C			-40/ +85°C		-55/ +125°C			$V_{IN}$	$V_{CC}$	+25°C			-40/ +85°C		-55/ +125°C			
	V		$V_{CC}$	Min	Typ	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage $V_{IH}$			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5									
			6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage $V_{IL}$			2	—	—	0.3	—	0.3	—	0.3	—	4.5	—	—	0.8	—	0.8	—	0.8	—	V
			4.5	—	—	0.9	—	0.9	—	0.9	—	5.5									
			6	—	—	1.2	—	1.2	—	1.2	—										
High-Level Output Voltage $V_{OH}$	$V_{IL}$ or $I_o = -20\mu A$		2	1.9	—	—	1.9	—	1.9	—	$V_{IL}$										
			4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	4.5	4.4	—	—	4.4	—	4.4	—	V
	$V_{IH}$ or $I_o$ (mA)		6	5.9	—	—	5.9	—	5.9	—	5.9	—	$V_{IH}$								
			-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	V
Low-Level Output Voltage $V_{OL}$	$V_{IL}$ or $I_o = 20\mu A$		2	—	—	0.1	—	0.1	—	0.1	—	$V_{IL}$									
			4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	—
	$V_{IH}$ or $I_o$ (mA)		6	—	—	0.1	—	0.1	—	0.1	—	$V_{IH}$									
			4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—
Input Leakage Current $I_{IN}$	$V_{CC}$ or Gnd		6	—	—	$\pm 0.1$	—	$\pm 1$	—	$\pm 1$	—	$V_{CC}$ or Gnd									$\mu A$
	$V_{CC}$ or Gnd	$I_{OUT}=0$	6	—	—	8	—	80	—	160	—	$V_{CC}$ or Gnd									$\mu A$

**SWITCHING CHARACTERISTICS (V<sub>CC</sub>=5 V, T<sub>A</sub>=25° C, Input t<sub>r</sub>,t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Units
CP to Q <sub>n</sub> (C <sub>L</sub> = 15 pF)	t <sub>PHL</sub> t <sub>PLH</sub>	14	ns
MR to Q <sub>n</sub> (C <sub>L</sub> = 15 pF)	t <sub>PHL</sub>	13	ns
f <sub>MAX</sub> (C <sub>L</sub> = 15 pF)	f <sub>MAX</sub>	50	MHz
Input Capacitance	C <sub>in</sub>	3.5	pF
Power Dissipation Capacitance*	C <sub>PD</sub>	48	pF

\*C<sub>PD</sub> is used to determine the dynamic power consumption, per register.

$$PD = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o \text{ where}$$

f<sub>i</sub> = input frequency

f<sub>o</sub> = output frequency

C<sub>L</sub> = output load capacitance

V<sub>CC</sub> = supply voltage.

**Pre-requisite for Switching Function**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Frequency (Figure 3)	f <sub>MAX</sub>	2	6	—	—	—	5	—	—	—	4	—	—	ns	
		4.5	30	—	25	—	25	—	20	—	20	—	16		
		6	35	—	—	—	29	—	—	—	23	—	—		
MR Pulse Width (Figure 3)	t <sub>w</sub>	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	20	—	20	—	25	—	24	—	30		
		6	14	—	—	—	17	—	—	—	20	—	—		
Clock Pulse Width (Figure 3)	t <sub>w</sub>	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	20	—	20	—	25	—	24	—	30		
		6	14	—	—	—	17	—	—	—	20	—	—		
Set-up Time J, K, PE to Clock (Figure 5)	t <sub>su</sub>	2	100	—	—	—	125	—	—	—	150	—	—	ns	
		4.5	20	—	20	—	25	—	25	—	30	—	30		
		6	17	—	—	—	21	—	—	—	26	—	—		
Hold Time J, K, PE to Clock (Figure 5)	t <sub>h</sub>	2	3	—	—	—	3	—	—	—	3	—	—	ns	
		4.5	3	—	3	—	3	—	3	—	3	—	3		
		6	3	—	—	—	3	—	—	—	3	—	—		
Removal Time MR to Clock (Figure 3)	t <sub>rem</sub>	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	16	—	20	—	20	—	24	—	24		
		6	14	—	—	—	17	—	—	—	20	—	—		

**SWITCHING CHARACTERISTICS (C<sub>L</sub>=50 pF, Input t<sub>r</sub>,t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay CP to Output (Figure 3)	t <sub>PLH</sub> t <sub>PHL</sub>	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay MR to Output (Figure 3)	t <sub>PHL</sub> t <sub>PLH</sub>	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time	t <sub>TLH</sub> t <sub>THL</sub>	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	




Fig. 3 - Clock pre-requisite and propagation delays and output transition times.




Fig. 4 - Master Reset pre-requisite and propagation delays.





Fig. 5 - J, K-bar or Parallel Enable pre-requisite times.

Input Level	HC	HCT
V <sub>s</sub>	V <sub>cc</sub>	3 V
	50%	1.3 V





## Quad-Bus Transceiver with 3-State Outputs

### Type Features:

- Typical propagation delay (A→B) of 9 ns @  $V_{CC}=5\text{ V}$   
 $C_L=15\text{ pF}$ ,  $T_A=25^\circ\text{ C}$
- 3-state outputs
- Buffered inputs

### Family Features:

- Fanout (Over Temperature Range):  
 Standard Outputs - 10 LSTTL Loads  
 Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
 CD74HC/HCT:  $-40$  to  $+85^\circ\text{ C}$
- Balanced Propagation and Transition Times

The RCA-CD54/74HC242, 243 and CD54/74HCT242, 243 silicon-gate CMOS 3-state bidirectional inverting and non-inverting buffers are intended for two-way asynchronous communication between data busses. They have high drive current outputs which enable high-speed operation when driving large bus capacitances. These circuits possess the low power dissipation associated with CMOS circuits, but speeds comparable to low power Schottky TTL circuits. They can also drive 15 LSTTL loads.

The CD54/74HC242 and CD54/74HCT242 are inverting buffers and the CD54/74HC243 and CD54/74HCT243 are non-inverting buffers.

The states of the output enables ( $\overline{\text{OEB}}$ , OEA) determine both the direction of flow (A to B, B to A), and the 3-state mode.

The CD54HC242, 243 and the CD54HCT242, 243 are supplied in 14-lead hermetic dual-in-line ceramic packages

- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
 2 to 6 V Operation  
 High Noise Immunity:  $N_{IL}=20\%$ ,  $N_{IH}=30\%$  of  $V_{CC}$ ;  
 @  $V_{CC}=5\text{ V}$
- CD54HCT/CD74HCT Types:  
 4.5 to 5.5 V Operation  
 Direct LSTTL Input Logic Compatibility  
 $V_{IL}=0.8\text{ V Max.}$ ,  $V_{IH}=2\text{ V Min.}$   
 CMOS Input Compatibility  
 $I_{IN} \leq 1\text{ }\mu\text{A}$  @  $V_{OL}$ ,  $V_{OH}$

(F suffix). The CD74HC242, 243 and CD74HCT242, 243 are supplied in 14-lead dual-in-line plastic packages (E suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	-0.5 to +7 V
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5\text{ V}$ OR $V_i > V_{CC} + 0.5\text{ V}$ )	$\pm 20\text{ mA}$
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5\text{ V}$ OR $V_o > V_{CC} + 0.5\text{ V}$ )	$\pm 20\text{ mA}$
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5\text{ V} < V_o < V_{CC} + 0.5\text{ V}$ )	$\pm 35\text{ mA}$
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ):	$\pm 70\text{ mA}$
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ\text{ C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{ C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{ C}$ (PACKAGE TYPE F)	500 mW
For $T_A = +100$ to $+125^\circ\text{ C}$ (PACKAGE TYPE F)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F	$-55$ to $+125^\circ\text{ C}$
PACKAGE TYPE E	$-40$ to $+85^\circ\text{ C}$
STORAGE TEMPERATURE ( $T_{stg}$ )	$-65$ to $+150^\circ\text{ C}$
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79\text{ mm}$ ) from case for 10 s max.	$+265^\circ\text{ C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., $1.59\text{ mm}$ ) with solder contacting lead tips only	$+300^\circ\text{ C}$

**CD54/74HC242, CD54/74HCT242**  
**CD54/74HC243, CD54/74HCT243**

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T <sub>A</sub> =Full Package Temperature Range) V <sub>CC</sub> .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V <sub>in</sub> , V <sub>out</sub>	0	V <sub>CC</sub>	V
Operating Temperature T <sub>A</sub> :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t <sub>r</sub> , t <sub>f</sub>			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC242/243/CD54HC242/243												CD74HCT242/243/CD54HCT242/243												UNITS
	TEST CONDITIONS		74HC/54HC			74HC Series			54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series			54HCT Series					
	V <sub>IN</sub> V	V <sub>CC</sub> V	+25°C			-40/ +85°C			-55/ +125°C			V <sub>IN</sub> V	V <sub>CC</sub> V	+25°C			-40/ +85°C			-55/ +125°C					
			Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max					
High-Level Input Voltage V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	4.5			2	—	—	2	—	2	—	V			
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5													
			6	4.2	—	—	4.2	—	4.2	—	—														
Low-Level Input Voltage V <sub>IL</sub>			2	—	—	0.3	—	0.3	—	0.3	—	4.5					0.8	—	0.8	—	0.8	V			
			4.5	—	—	0.9	—	0.9	—	0.9	—	5.5													
			6	—	—	1.2	—	1.2	—	1.2	—														
High-Level Output Voltage V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	I <sub>O</sub> =-20μA	2	1.9	—	—	1.9	—	1.9	—	V <sub>IL</sub> or V <sub>IH</sub>											V			
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		4.5	4.4	—	—	—	4.4	—	4.4	—	—				
			6	5.9	—	—	5.9	—	5.9	—															
TTL Loads (Bus Driver)	V <sub>IL</sub> or V <sub>IH</sub>	I <sub>O</sub> (mA)									V <sub>IL</sub> or V <sub>IH</sub>											V			
			-6	4.5	3.98	—	—	3.84	—	3.7	—		4.5	3.98	—	—	3.84	—	3.7	—	—				
			-7.8	6	5.48	—	—	5.34	—	5.2	—														
Low-Level Output Voltage V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	I <sub>O</sub> =20 μA	2	—	—	0.1	—	0.1	—	0.1	—	V <sub>IL</sub> or V <sub>IH</sub>										V			
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—		4.5	—	—	0.1	—	0.1	—	0.1	—				
			6	—	—	0.1	—	0.1	—	0.1	—														
TTL Loads (Bus Driver)	V <sub>IL</sub> or V <sub>IH</sub>	I <sub>O</sub> (mA)										V <sub>IL</sub> or V <sub>IH</sub>										V			
			-6	4.5	—	—	0.26	—	0.33	—	0.4		4.5	—	—	0.26	—	0.33	—	0.4	—				
			-7.8	6	—	—	0.26	—	0.33	—	0.4														
Input Leakage Current I <sub>IN</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	—	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA			
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	I <sub>OUT</sub> =0	6	—	—	8	—	80	—	160	—	V <sub>CC</sub> or Gnd	5.5	—	—	8	—	80	—	160	—	μA			
3-State Leakage Current	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> =V <sub>CC</sub> or Gnd	6	—	—	±0.5	—	±5.0	—	±10	—	V <sub>IL</sub> or V <sub>IH</sub>	5.5	—	—	±0.5	—	±5.0	—	±10	—	μA			

**CD54/74HC242, CD54/74HCT242  
CD54/74HC243, CD54/74HCT243**

**SWITCHING CHARACTERISTICS (V<sub>CC</sub>=5 V, C<sub>L</sub>=15 pF, T<sub>A</sub>=25° C, Input t<sub>r</sub>,t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Units
Propagation Delay	t <sub>PHL</sub>	9	ns
Data to Output	t <sub>PLH</sub>		
Enable to High Z			
Enable from High-Z			
Power Dissipation Capacitance*	C <sub>PD</sub>	33	pF
Input Capacitance	C <sub>IN</sub>	3.5	pF

\*C<sub>PD</sub> is used to determine the dynamic power consumption, per flip-flop.

PD = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f<sub>i</sub> + Σ (C<sub>L</sub> V<sub>CC</sub><sup>2</sup> f<sub>o</sub> where:

f<sub>i</sub>=input frequency

f<sub>o</sub>=output frequency


C<sub>L</sub>=output load capacitance

V<sub>CC</sub>=supply voltage

**SWITCHING CHARACTERISTICS (C<sub>L</sub>=50 pF, Input t<sub>r</sub>,t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay	t <sub>PLH</sub>	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
Data to Outputs	t <sub>PHL</sub>	4.5	—	25	—	—	—	31	—	—	—	38	—	—	
HC/HCT242		6	—	21	—	—	—	26	—	—	—	32	—	—	
Propagation Delay	t <sub>PLH</sub>	2	—	100	—	—	—	125	—	—	—	150	—	—	ns
Data to Outputs	t <sub>PHL</sub>	4.5	—	20	—	—	—	25	—	—	—	30	—	—	
for HC/HCT243		6	—	17	—	—	—	21	—	—	—	26	—	—	
Output High-Z	t <sub>PZH</sub>	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
to High Level		4.5	—	35	—	—	—	44	—	—	—	53	—	—	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output High-Z	t <sub>PZL</sub>	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
to Low Level		4.5	—	35	—	—	—	44	—	—	—	53	—	—	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output High Level	t <sub>PHZ</sub>	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
to High-Z		4.5	—	35	—	—	—	44	—	—	—	53	—	—	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Low Level	t <sub>PLZ</sub>	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
to High-Z		4.5	—	35	—	—	—	44	—	—	—	53	—	—	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition	t <sub>TLH</sub>	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
Time	t <sub>THL</sub>	4.5	—	12	—	—	—	15	—	—	—	18	—	—	
		6	—	10	—	—	—	13	—	—	—	15	—	—	

**CD54/74HC242, CD54/74HCT242**  
**CD54/74HC243, CD54/74HCT243**



Input Level $V_s$	54/74HC $V_{CC}$ 50% $V_{CC}$	54/74HCT 3 V 1.3 V
----------------------	-------------------------------------	--------------------------

Fig. 1 - Transition times and propagation delay times.




Fig. 2 - Three-state propagation delay test circuit.

**TRUTH TABLE**

CONTROL INPUTS		HC,HCT242 Series		HC,HCT243 Series	
		DATA PORT STATUS		DATA PORT STATUS	
$\overline{OEB}$	OEA	$A_n$	$B_n$	$A_n$	$B_n$
H	H	$\overline{O}$	I	O	I
L	H	Z	Z	Z	Z
H	L	Z	Z	Z	Z
L	L	I	$\overline{O}$	I	O

H = High  
L = Low  
I = Input  
O = Output  
 $\overline{O}$  = Inverting Output  
Z = High Impedance

**CD54/74HC242, CD54/74HCT242  
CD54/74HC243, CD54/74HCT243**




Fig. 3 - Logic diagram for HC/HCT242, 243.





Fig. 4 - Functional diagram for HC/HCT242, 243.



## 8-Input Multiplexer; 3-State

### Type Features:

- Selects one of eight binary data inputs
- 3-state output capability
- True and complement outputs
- Typical (data to output) propagation delay of 14 ns @  $V_{CC}=5\text{ V}$ ,  $C_L=15\text{ pF}$ ,  $T_A=+25^\circ\text{C}$

### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT: 40 to  $+85^\circ\text{C}$
- Balanced Propagation and Transition Times

The RCA-CD54/74HC251 and CD54/74HCT251 are 8-channel digital multiplexers with 3-state outputs, fabricated with high-speed silicon-gate CMOS technology. Together with the low power consumption of standard CMOS integrated circuits, they possess the ability to drive 10 LSTTL loads. The 3-state feature makes them ideally suited for interfacing with bus lines in a bus-oriented system.

This multiplexer features both true (Y) and complement ( $\bar{Y}$ ) outputs as well as an output enable ( $\bar{OE}$ ) input. The  $\bar{OE}$  must be at a low logic level to enable this device. When the  $\bar{OE}$  input is high, both outputs are in the high-impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and  $\bar{Y}$  outputs. The CD54/74HCT251 logic family is speed, function, and pin-compatible with the standard 54LS/74LS251.

The CD54HC251 and CD54HCT251 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The

- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL}=20\%$ ,  $N_{IH}=30\%$  of  $V_{CC}$ :  
@  $V_{CC}=5\text{ V}$
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL}=0.8\text{ V Max.}$ ,  $V_{IH}=2\text{ V Min.}$   
CMOS Input Compatibility  
 $I_{IN} \leq 1\text{ }\mu\text{A}$  @  $V_{OL}$ ,  $V_{OH}$

CD74HC251 and CD74HCT251 are supplied in 16-lead dual-in-line plastic packages (E suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):

(Voltages referenced to ground) ..... -0.5 to +7 V

DC INPUT DIODE CURRENT,  $I_{IK}$  (FOR  $V_i < -0.5\text{ V}$  OR  $V_i > V_{CC} + 0.5\text{ V}$ ) .....  $\pm 20\text{ mA}$

DC OUTPUT CURRENT,  $I_{OK}$  (FOR  $V_o < -0.5\text{ V}$  OR  $V_o > V_{CC} + 0.5\text{ V}$ ) .....  $\pm 20\text{ mA}$

DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR  $-0.5\text{ V} < V_o < V_{CC} + 0.5\text{ V}$ ) .....  $\pm 25\text{ mA}$

DC  $V_{CC}$  OR GROUND CURRENT, PER PIN ( $I_{CC}$ ): .....  $\pm 50\text{ mA}$

#### POWER DISSIPATION PER PACKAGE ( $P_o$ ):

For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW

For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 8 mW/ $^\circ\text{C}$  to 300 mW

For  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE F) ..... 500 mW

For  $T_A = +100$  to  $+125^\circ\text{C}$  (PACKAGE TYPE F) ..... Derate Linearly at 8 mW/ $^\circ\text{C}$  to 300 mW

#### OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE F .....  $-55$  to  $+125^\circ\text{C}$

PACKAGE TYPE E .....  $-40$  to  $+85^\circ\text{C}$

STORAGE TEMPERATURE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ\text{C}$

#### LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:

At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79\text{ mm}$ ) from case for 10 s max. ....  $+265^\circ\text{C}$

Unit inserted into a PC Board (min. thickness  $1/16$  in.,  $1.59\text{ mm}$ )

with solder contacting lead tips only .....  $+300^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T <sub>A</sub> =Full Package Temperature Range) V <sub>CC</sub> .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V <sub>in</sub> , V <sub>out</sub>	0	V <sub>CC</sub>	V
Operating Temperature T <sub>A</sub> :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t <sub>r</sub> , t <sub>f</sub>			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC251/CD54HC251										CD74HCT251/CD54HCT251								UNITS				
	TEST CONDITIONS		74HC/54HC Series			74HC Series			54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series			54HCT Series			
	V <sub>IN</sub>	V <sub>CC</sub>	+25°C			-40/+85°C			-55/+125°C			V <sub>IN</sub>	V <sub>CC</sub>	+25°C			-40/+85°C			-55/+125°C			
	V	V	Min	Typ	Max	Min	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max		Min	Max	Min	Max
High-Level Input Voltage V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	4.5	5.5	2	—	—	2	—	2	—	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	4.5	5.5	—	—	—	—	—	—	—	—	V	
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—	—	—	—	—	—	V	
Low-Level Input Voltage V <sub>IL</sub>			2	—	—	0.3	—	0.3	—	0.3	—	4.5	5.5	—	—	0.8	—	0.8	—	0.8	—	V	
			4.5	—	—	0.9	—	0.9	—	0.9	—	—	—	—	—	—	—	—	—	—	—	V	
			6	—	—	1.2	—	1.2	—	1.2	—	—	—	—	—	—	—	—	—	—	—	V	
High-Level Output Voltage V <sub>OH</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> = -20 μA	2	1.9	—	—	1.9	—	1.9	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	V	
	or		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	—	—	V	
	V <sub>IH</sub>		6	5.9	—	—	5.9	—	5.9	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	V	
	V <sub>IL</sub>	I <sub>O</sub> (mA)	—	—	—	—	—	—	—	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	—	V
	or		-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
	V <sub>IH</sub>		-5.2	6	5.48	—	—	5.34	—	5.2	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	V
Low-Level Output Voltage V <sub>OL</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> = 20 μA	2	—	—	0.1	—	0.1	—	0.1	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	V	
	or		4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1	—	—	V	
	V <sub>IH</sub>		6	—	—	0.1	—	0.1	—	0.1	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	—	V
	V <sub>IL</sub>	I <sub>O</sub> (mA)	—	—	—	—	—	—	—	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	—	V
	or		-4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	—	V
	V <sub>IH</sub>		-5.2	6	—	—	0.26	—	0.33	—	0.4	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	V
Input Leakage Current I <sub>IN</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA	
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	I <sub>OUT</sub> = 0	6	—	—	8	—	80	—	160	V <sub>CC</sub> or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA	
3-State Leakage Current	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = V <sub>CC</sub> or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V <sub>IL</sub> or V <sub>IH</sub>	5.5	—	—	±0.5	—	±5.0	—	±10	—	±10	μA	

# CD54/74HC251

## CD54/74HCT251

SWITCHING CHARACTERISTICS ( $V_{CC}=5\text{ V}$ ,  $C_L=15\text{ pF}$ ,  $T_A=25^\circ\text{ C}$ , Input  $t_r, t_f=6\text{ ns}$ )

CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Units
Propagation Delay	$t_{PHL}$	17	ns
Select to Outputs	$t_{PLH}$	14	ns
Data to Outputs		14	ns
Enable to High-Z and Enable from High-Z			
Power Dissipation Capacitance*	$C_{PD}$	25	pF
Input Capacitance	$C_{IN}$	3.5	pF

\* $C_{PD}$  is used to determine the dynamic power consumption, per flip-flop.

$$PD = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o \text{ where:}$$

$f_i$ =input frequency

$f_o$ =output frequency


$C_L$ =output load capacitance

$V_{CC}$ =supply voltage

SWITCHING CHARACTERISTICS ( $C_L=50\text{ pF}$ , Input  $t_r, t_f=6\text{ ns}$ )

CHARACTERISTIC	SYMBOL	$V_{CC}$	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay	$t_{PLH}$	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
Select to Outputs	$t_{PHL}$	4.5	—	40	—	40	—	50	—	50	—	60	—	60	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Propagation Delay	$t_{PLH}$	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
Data to Outputs	$t_{PHL}$	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output High-Z to High Level	$t_{PZH}$	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output High-Z to Low Level	$t_{PZL}$	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output High Level to High-Z	$t_{PHZ}$	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Low Level to High-Z	$t_{PLZ}$	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition Time	$t_{TLH}$	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	$t_{THL}$	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	





	54/74HC	54/74HCT
Input Level	$V_{CC}$	3 V
$V_S$	50% $V_{CC}$	1.3 V

Fig. 1 - Transition times and propagation delay times.




Fig. 2 - Three-state propagation delay test circuit.

TRUTH TABLE

INPUTS			OUTPUTS		
SELECT			OUTPUT CONTROL	Y	$\bar{Y}$
S2	S1	S0	OE		
X	X	X	H	Z	Z
L	L	L	L	10	$\overline{10}$
L	L	H	L	11	$\overline{11}$
L	H	L	L	12	$\overline{12}$
L	H	H	L	13	$\overline{13}$
H	L	L	L	14	$\overline{14}$
H	L	H	L	15	$\overline{15}$
H	H	L	L	16	$\overline{16}$
H	H	H	L	17	$\overline{17}$

H = high logic level  
L = low logic level  
X = irrelevant  
Z = high impedance (off)  
10, 11 . . . 17 = the level of the respective input

**CD54/74HC251**  
**CD54/74HCT251**




Fig. 3 - Logic diagram for HC/HCT251.





Fig. 4 - Functional diagram for HC/HCT251.



## Octal D Flip-Flop with Reset

### Type Features:

- Common Clock and Asynchronous Master Reset
- Positive edge triggering
- Buffered Inputs
- Typical  $F_{max} = 50 \text{ MHz @ } V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF, } T_A = 25^\circ \text{ C}$

### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT:  $-40 \text{ to } +85^\circ \text{ C}$
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics

The RCA CD54/74HC273 and the CD54/74HCT273 high speed Octal D-Type Flip-Flops with a direct clear input are manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits.

Information at the D input is transferred to the Q outputs on the positive-going edge of the clock pulse. All eight Flip-Flops are controlled by a common clock (CP) and a common reset (MR). Resetting is accomplished by a low voltage level independent of the clock. All eight Q outputs are reset to a logic 0.

The CD54HC273 and CD54HCT273 are supplied in 20-lead hermetic dual-in-line ceramic packages (F-suffix) and the CD74HC273 and CD74HCT273 are supplied in 20-lead dual-in-line plastic packages (E-suffix).

- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL} = 20\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$ ; @  
 $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8 \text{ V Max.}$ ,  $V_{IH} = 2 \text{ V Min.}$   
CMOS Input Compatibility  
 $I_{IN} \leq 1 \mu\text{A @ } V_{OL}, V_{OH}$

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5 \text{ V}$ OR $V_i > V_{CC} + 0.5 \text{ V}$ )	$\pm 20 \text{ mA}$
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5 \text{ V}$ OR $V_o > V_{CC} + 0.5 \text{ V}$ )	$\pm 20 \text{ mA}$
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5 \text{ V} < V_o < V_{CC} + 0.5 \text{ V}$ )	$\pm 25 \text{ mA}$
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ):	$\pm 50 \text{ mA}$
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40 \text{ to } +60^\circ \text{ C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60 \text{ to } +85^\circ \text{ C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ \text{C}$ to 300 mW
For $T_A = -55 \text{ to } +100^\circ \text{ C}$ (PACKAGE TYPE F)	500 mW
For $T_A = +100 \text{ to } +125^\circ \text{ C}$ (PACKAGE TYPE F)	Derate Linearly at 8 mW/ $^\circ \text{C}$ to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F	$-55 \text{ to } +125^\circ \text{ C}$
PACKAGE TYPE E	$-40 \text{ to } +85^\circ \text{ C}$
STORAGE TEMPERATURE ( $T_{Stg}$ )	$-65 \text{ to } +150^\circ \text{ C}$
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32 \text{ in.}$ ( $1.59 \pm 0.79 \text{ mm}$ ) from case for 10 s max.	$+265^\circ \text{ C}$
Unit inserted into a PC Board (min. thickness $1/16 \text{ in.}$ , $1.59 \text{ mm}$ ) with solder contacting lead tips only	$+300^\circ \text{ C}$

**CD54/74HC273**  
**CD54/74HCT273**




Fig. 1 - Logic diagram.




Fig. 2 - Functional diagram.

**TRUTH TABLE**  
**(EACH FLIP-FLOP)**

INPUTS			OUTPUT
RESET (MR)	CLOCK CP	DATA D <sub>n</sub>	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q <sub>0</sub>

H = High Level (Steady State)

L = Low Level (Steady State)

X = Irrelevant

↑ = Transition from Low to High Level

Q<sub>0</sub> = The Level of Q Before the Indicated Steady-State Input Conditions were Established

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For TA = Full Package Temperature Range) V <sub>CC</sub> :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V <sub>IN</sub> , V <sub>OUT</sub>	0	V <sub>CC</sub>	V
Operating Temperature TA: CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, tr, tf at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC273/CD54HC273										CD74HCT273/CD54HCT273								UNITS		
	TEST CONDITIONS		74HC/54HC Series			74HC Series		54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series		54HCT Series			
	V <sub>IN</sub> V	V <sub>CC</sub> V	+25° C			-40/ +85° C		-55/ +125° C			V <sub>IN</sub> V	V <sub>CC</sub> V	+25° C			-40/ +85° C		-55/ +125° C			
			Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max	Min		Max	
High-Level Input Voltage V <sub>IH</sub>		2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
		4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
		6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage V <sub>IL</sub>		2	—	—	0.3	—	0.3	—	0.3	—	4.5		—	—	0.8	—	0.8	—	0.8	V	
		4.5	—	—	0.9	—	0.9	—	0.9	—	5.5										
		6	—	—	1.2	—	1.2	—	1.2	—											
High-Level Output Voltage V <sub>OH</sub> CMOS Loads	V <sub>IL</sub>	2	1.9	—	—	1.9	—	1.9	—	V <sub>IL</sub>										V	
	or I <sub>O</sub> =-20μA	4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	—		
	V <sub>IH</sub>	6	5.9	—	—	5.9	—	5.9	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—		
	V <sub>IL</sub>	I <sub>O</sub> (mA)								V <sub>IL</sub>											
TTL Loads (Standard Output)	or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	V	
	V <sub>IH</sub>	-5.2	6	5.48	—	—	5.34	—	5.2	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—		
Low-Level Output Voltage V <sub>OL</sub> CMOS Loads	V <sub>IL</sub>	2	—	—	0.1	—	0.1	—	0.1	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	V	
	or I <sub>O</sub> =20μA	4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1	—		
	V <sub>IH</sub>	6	—	—	0.1	—	0.1	—	0.1	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—		
	V <sub>IL</sub>	I <sub>O</sub> (mA)	—	—	—	—	—	—	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—		
TTL Loads (Standard Output)	or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	V	
	V <sub>IH</sub>	5.2	6	—	—	0.26	—	0.33	—	0.4	V <sub>IH</sub>	—	—	—	—	—	—	—	—		
Input Leakage Current I <sub>IN</sub>	V <sub>CC</sub> or Gnd	6	—	—	±0.1	—	±1	—	±1	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA	
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	6	—	—	8	—	80	—	160	V <sub>CC</sub> or Gnd	5.5	—	—	8	—	80	—	160	—	μA	

# CD54/74HC273

## CD54/74HCT273

SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C, Input t<sub>r</sub> = t<sub>f</sub> = 6 ns)

CHARACTERISTIC		54/74HC/HCT TYPICAL	UNIT
Propagation Delay, (C <sub>L</sub> = 15 pF)	t <sub>PLH</sub>	13	ns
Clock to Q	t <sub>PHL</sub>		
Maximum Clock Frequency (C <sub>L</sub> = 15 pF)	f <sub>max</sub>	50	MHz
Input Capacitance	C <sub>in</sub>	3.5	pF
Power Dissipation Capacitance*	CPD	45	pF

\*CPD is used to determine the dynamic power consumption, per flip-flop.

PD = CPDV<sub>CC</sub><sup>2</sup>f<sub>i</sub> + Σ CLV<sub>CC</sub><sup>2</sup>f<sub>o</sub> where f<sub>i</sub> = input frequency, f<sub>o</sub> = output frequency,

CL = output load capacitance, V<sub>CC</sub> = supply voltage

### PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS											UNITS	
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.		Max.
Minimum Clock Frequency f <sub>max</sub> Fig. 3	2	6		—		5		—		4		—		MHz
	4.5	30		25		25		20		20		16		
	6	35		—		29		—		23		—		
$\overline{\text{MR}}$ Pulse Width t <sub>w</sub> Fig. 4	2	80		—		100		—		120		—		ns
	4.5	16		20		20		25		29		30		
	6	14		—		17		—		20		—		
Clock Pulse Width t <sub>w</sub> Fig. 3	2	80		—		100		—		120		—		ns
	4.5	16		20		20		25		24		30		
	6	14		—		17		—		20		—		
Set-up Time DS0, DS7, I/on to Clock Fig. 5 t <sub>su</sub>	2	100		—		125		—		150		—		ns
	4.5	20		20		25		25		30		30		
	6	17		—		21		—		26		—		
Hold Time DS0, DS7, I/on to Clock Fig. 5 t <sub>H</sub>	2		3		—		3		—		3		—	ns
	4.5		3		3		3		3		3		3	
	6		3		—		3		—		3		—	
Removal Time $\overline{\text{MR}}$ to Clock t <sub>REM</sub>	2		5		—		5		—		5		—	ns
	4.5		5		5		5		5		5		5	
	6		5		—		5		—		5		—	

SWITCHING CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)

CHARACTERISTIC	TEST CONDITION	LIMITS										UNITS		
		25° C		-40° C to +85° C				-55° C to +125° C						
		HC		HCT		74HC		74HCT		54HC			54HCT	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
Propagation Delay	tPLH	2	150	—	—	190	—	—	225	—	—	ns		
Clock to Output	tph	4.5	30	35	38	44	45	53	ns					
Fig. 3	6	26	—	33	—	38	—							
Propagation Delay	tPHL	2	150	—	—	190	—	—	225	—	—	ns		
MR to Output	tPHL	4.5	30	35	38	44	45	53	ns					
Fig. 4	6	26	—	33	—	38	—							
Output Transition	tTLH	2	75	—	—	95	—	—	110	—	—	ns		
Time	tTHL	4.5	15	15	19	19	22	22	ns					
Fig. 6	6	13	—	16	—	19	—							




Fig. 3 - Clock to output delays a clock pulse width.




Fig. 4 - Master reset pulse width. Master reset to output delay and master reset to clock recovery time.




Fig. 5 - Data set-up and hold times.





Fig. 6 - Transition times and propagation delay times, combination logic.



## 8-Bit Universal Shift Register; 3-State

### Type Features:

- Four Operation Modes: Shift Left, Shift Right, Load and Store
- Can be cascaded for N-bit word lengths
- I/O<sub>0</sub>-I/O<sub>7</sub> bus drive capability and 3-state for bus oriented applications
- Buffered inputs
- Typical  $f_{MAX}=50$  MHz @  $V_{CC}=5$  V,  $C_L=15$  pF

### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU: -40 to +85°C

The RCA-CD54/74HC299 and CD54/74HCT299 are 8-bit shift/storage registers with 3-state bus interface capability. The register has four synchronous-operating modes controlled by the two select inputs as shown in the mode select (S0, S1) table. The mode select, the serial data (DS0, DS7) and the parallel data (I/O<sub>0</sub>-I/O<sub>7</sub>) respond only to the low-to-high transition of the clock (CP) pulse. S0, S1 and data inputs must be one set-up time prior to the clock positive transition.

The Master Reset ( $\overline{MR}$ ) is an asynchronous active low input. When  $\overline{MR}$  output is low, the register is cleared regardless of the status of all other inputs. The register can be expanded by cascading same units by tying the serial output (Q0) to the serial data (DS7) input of the preceding register, and tying the serial output (Q7) to the serial data (DS0) input of the following register. Recirculating the (n x 8) bits is accomplished by tying the Q7 of the last stage to the DS0 of the first stage.

The 3-state input/output I/O port has three modes of operation:

1. Both output enable ( $\overline{OE1}$  and  $\overline{OE2}$ ) inputs are low and S0 or S1 or both are low, the data in the register is presented at the eight outputs.
2. When both S0 and S1 are high, I/O terminals are in the high impedance state but being input ports, ready for parallel data to be loaded into eight registers with one clock transition regardless of the status of  $\overline{OE1}$  and  $\overline{OE2}$ .

- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL}=20\%$ ,  $N_{IH}=30\%$  of  $V_{CC}$ ; @  $V_{CC}=5$  V
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL}=0.8$  V Max.,  $V_{IH}=2$  V Min.  
CMOS Input Compatibility  
 $I_{IN} \leq 1 \mu A$  @  $V_{OL}$ ,  $V_{OH}$

3. Either one of the two output enable inputs being high will force I/O terminals to be in the off-state. It is noted that each I/O terminal is a 3-state output and an CMOS buffer input.

The CD54HC299 and CD54HCT299 are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC299 and CD74HCT299 are supplied in 20-lead dual-in-line plastic packages (E suffix).



**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE, (V<sub>CC</sub>):  
 (Voltages referenced to ground) ..... -0.5 to +7 V

DC INPUT DIODE CURRENT, I<sub>IK</sub> (FOR V<sub>i</sub> < -0.5 V OR V<sub>i</sub> > V<sub>CC</sub> + 0.5 V) ..... ±20 mA

DC OUTPUT CURRENT, I<sub>OK</sub> (FOR V<sub>o</sub> < -0.5 V OR V<sub>o</sub> > V<sub>CC</sub> + 0.5 V) ..... ±20 mA

DC DRAIN CURRENT, PER OUTPUT (I<sub>o</sub>) (FOR -0.5 V < V<sub>o</sub> < V<sub>CC</sub> + 0.5 V) ..... ±35 mA

DC V<sub>CC</sub> OR GROUND CURRENT, PER PIN (I<sub>CC</sub>): ..... ±70 mA

POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):  
 For T<sub>A</sub> = -40 to +60° C (PACKAGE TYPE E) ..... 500 mW  
 For T<sub>A</sub> = +60 to +85° C (PACKAGE TYPE E) ..... Derate Linearly at 8 mW/°C to 300 mW  
 For T<sub>A</sub> = -55 to +100° C (PACKAGE TYPE F) ..... 500 mW  
 For T<sub>A</sub> = +100 to +125° C (PACKAGE TYPE F) ..... Derate Linearly at 8 mW/°C to 300 mW

OPERATING-TEMPERATURE RANGE (T<sub>A</sub>):  
 PACKAGE TYPE F ..... -55 to +125° C  
 PACKAGE TYPE E ..... -40 to +85° C

STORAGE TEMPERATURE (T<sub>stg</sub>) ..... -65 to +150° C

LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:  
 At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. .... +265° C  
 Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)  
 with solder contacting lead tips only ..... +300° C

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T <sub>A</sub> =Full Package Temperature Range) V <sub>CC</sub> .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V <sub>in</sub> , V <sub>out</sub>	0	V <sub>CC</sub>	V
Operating Temperature T <sub>A</sub> :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t <sub>r</sub> , t <sub>f</sub>			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**MODE SELECT-FUNCTION TABLE**

**REGISTER OPERATING MODES =**

FUNCTION	INPUTS							REGISTER OUTPUTS					
	MR	CP	S0	S1	DS <sub>0</sub>	DS <sub>7</sub>	I/O <sub>n</sub>	Q0	Q1	---	Q6	Q7	
Reset (Clear)	L	X	X	X	X	X	X	L	L	---	L	L	
Shift Right	H	↑	h	l	l	X	X	L	q <sub>0</sub>	---	q <sub>5</sub>	q <sub>6</sub>	
	H	↑	h	l	h	X	X	H	q <sub>0</sub>	---	q <sub>5</sub>	Q6	
Shift Left	H	↑	l	h	X	l	X	q <sub>1</sub>	q <sub>2</sub>	---	q <sub>7</sub>	L	
	H	↑	l	h	X	h	X	q <sub>1</sub>	q <sub>2</sub>	---	q <sub>7</sub>	H	
Hold (do nothing)	H	↑	l	l	X	X	X	q <sub>0</sub>	q <sub>1</sub>	---	q <sub>6</sub>	q <sub>7</sub>	
Parallel Load	H	↑	h	h	X	X	l	L	L	---	L	L	
	H	↑	h	h	X	X	h	H	H	---	H	H	

**CD54/74HC299**  
**CD54/74HCT299**

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC299/CD54HC299									CD74HCT299/CD54HCT299								UNIT					
	TEST CONDITIONS		74HC/54HC Series			74HC Series			54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series		54HCT Series				
	V <sub>IN</sub> V	V <sub>CC</sub> V	+25°C			-40/+85°C			-55/+125°C			V <sub>IN</sub> V	V <sub>CC</sub> V	+25°C			-40/+85°C			-55/+125°C			
			Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min		Max	Min	Max		
High-Level Input Voltage V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	4.5	5.5	2	—	—	2	—	2	—	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	—	—	—	—	—	—	—	—	—	—	V
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—	—	—	—	—	—	—	V
Low-Level Input Voltage V <sub>IL</sub>			2	—	—	0.3	—	0.3	—	0.3	—	4.5	5.5	—	—	0.8	—	0.8	—	0.8	—	—	V
			4.5	—	—	0.9	—	0.9	—	0.9	—	—	—	—	—	—	—	—	—	—	—	—	V
			6	—	—	1.2	—	1.2	—	1.2	—	—	—	—	—	—	—	—	—	—	—	—	V
High-Level Output Voltage V <sub>OH</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> =-20μA	2	1.9	—	—	1.9	—	1.9	—	V <sub>IL</sub>												V
	or		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	—	—	—	V
	V <sub>IH</sub>		6	5.9	—	—	5.9	—	5.9	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	—	—
TTL Loads	I <sub>O</sub> (mA)*																						
	V <sub>IL</sub>	Q <sub>N</sub>	I <sub>ON</sub>								V <sub>IL</sub>												V
	or	-4	-6	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
	V <sub>IH</sub>	-5.2	-7.8	6	5.48	—	—	5.34	—	5.2	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	V
Low-Level Output Voltage V <sub>OL</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> =20μA	2	—	—	0.1	—	0.1	—	0.1	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	—	V
	or		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	—	—	V
	V <sub>IH</sub>		6	—	—	0.1	—	0.1	—	0.1	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	—
TTL Loads	I <sub>O</sub> (mA)*																						
	V <sub>IL</sub>	Q <sub>N</sub>	I <sub>ON</sub>	—	—	—	—	—	—	—	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	—	—	V
	or	-4	-6	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	—	V
	V <sub>IH</sub>	-5.2	-7.8	6	—	—	0.26	—	0.33	—	0.4	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	—	V
Input Leakage Current I <sub>IN</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	—	—	μA
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	I <sub>OUT</sub> =0	6	—	—	8	—	80	—	160	V <sub>CC</sub> or Gnd	5.5	—	—	8	—	80	—	160	—	—	—	μA
3-State Leakage Current	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> =V <sub>CC</sub> or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V <sub>IL</sub> or V <sub>IH</sub>	5.5	—	—	±0.5	—	±5.0	—	±10	—	—	—	μA

\*Q<sub>N</sub>, N=0, 7.  
I<sub>O</sub>N, N=0, to 7.

**MODE-SELECT FUNCTION TABLE**

**3-STATE I/O PORT OPERATING MODE =**

FUNCTION	INPUTS				Q <sub>n</sub> (Register)	INPUTS/OUTPUTS I/Q <sub>0</sub> - - I/Q <sub>7</sub>
	OE <sub>1</sub>	OE <sub>2</sub>	S <sub>0</sub>	S <sub>1</sub>		
Read Register	L	L	L	X	L	L
	L	L	L	X	H	H
	L	L	X	L	L	L
	L	L	X	L	H	H
Load Register	X	X	H	H	Q <sub>n</sub> = I/Q <sub>n</sub>	I/Q <sub>n</sub> = Inputs
Disable I/O	H	X	X	X	X	(Z)
	X	H	X	X	X	(Z)

Notes:  
H=Input voltage high level. X=Voltage level on logic status don't care.  
h=Input voltage high one set-up time prior clock transition. Z=Output in high impedance state.  
L=Input voltage low level. !=Low-to-high clock transition.  
l=Input voltage low one set-up time prior clock transition.  
q<sub>n</sub>=Lower case letter indicates the state of the referenced output one set-up time prior clock transition.

**CD54/74HC299**  
**CD54/74HCT299**




Fig. 1 - Logic diagram.

92CL-37003




Fig. 2 - Function diagram.

92CM-36996

**CD54/74HC299**  
**CD54/74HCT299**

**Pre-requisite for Switching**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency	f <sub>MAX</sub>	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
		4.5	30	—	25	—	25	—	20	—	20	—	16	—	
		6	35	—	—	—	29	—	—	—	23	—	—	—	
MR Pulse Width (Figure 4)	t <sub>w</sub>	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Clock Pulse Width (Figure 3)	t <sub>w</sub>	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Set-up Time DS0, DS7, I/O <sub>n</sub> to Clock S0, S1 (Figure 7)	t <sub>su</sub>	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
Hold Time DS0, DS7, I/O <sub>n</sub> to Clock S0, S1 (Figure 7)	t <sub>h</sub>	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
		4.5	0	—	0	—	0	—	0	—	0	—	0	—	
		6	0	—	—	—	0	—	—	—	0	—	—	—	
Removal Time MR to Clock (Figure 4)	t <sub>rem</sub>	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	

**SWITCHING CHARACTERISTICS (C<sub>L</sub>=50 pF, Input t<sub>r</sub>,t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Clock to I/O Output (Figure 3)	t <sub>PLH</sub> t <sub>PHL</sub>	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Propagation Delay Clock to Q0 and Q7 (Figure 3)	t <sub>PLH</sub> t <sub>PHL</sub>	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Propagation Delay MR to Output (Figure 4)	t <sub>PHL</sub>	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output High-Z to Low Level (Figure 6)	t <sub>PZH</sub>	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output High Level to High-Z (Figure 5)	t <sub>PHZ</sub>	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Low Level to High-Z (Figure 6)	t <sub>PLZ</sub> t <sub>PZL</sub>	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time Q0, Q7 (Figure 8)	t <sub>TLH</sub> t <sub>THL</sub>	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Output Transition Time I/O <sub>0</sub> to I/O <sub>7</sub> (Figure 8)	t <sub>TLH</sub> t <sub>THL</sub>	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
		4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	

SWITCHING CHARACTERISTICS (V<sub>CC</sub>=5 V, T<sub>A</sub>=25° C, Input t<sub>r</sub>,t<sub>f</sub>=6 ns)

CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Units
Propagation Delay Clock to I/O Outputs (Figure 3) C <sub>L</sub> =15 pF	t <sub>PLH</sub> t <sub>PHL</sub>	13	ns
Propagation Delay Clock Q0 to Q7 (Figure 3)	t <sub>PLH</sub> t <sub>PHL</sub>	13	ns
Propagation Delay MR to Outputs C <sub>L</sub> = 15 pF (Figure 4)	t <sub>PHL</sub>	12	ns
Output High-Z to High Level C <sub>L</sub> = 15 pF (Figure 5)	t <sub>PZH</sub>	12	ns
Output High-Z to Low Level C <sub>L</sub> =15 pF (Figure 6)	t <sub>PZL</sub>	12	ns
Output High Level to High-Z C <sub>L</sub> =15 pF (Figure 5)	t <sub>PHZ</sub>	12	ns
Output Low Level to High-Z C <sub>L</sub> =15 pF (Figure 6)	t <sub>PLZ</sub>	12	ns
Input Capacitance	C <sub>in</sub>	3.5	pF
Power Dissipation Capacitance*	C <sub>PD</sub>	10	pF

\*C<sub>PD</sub> is used to determine the dynamic power consumption, per register.  
PD = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> fi + Σ C<sub>L</sub> V<sub>CC</sub><sup>2</sup> fo where

fi = input frequency  
fo = output frequency  
C<sub>L</sub> = output load capacitance  
V<sub>CC</sub> = supply voltage.




Fig. 3 - Clock pre-requisite and propagation delays.




Fig. 4 - Master Reset pre-requisite and propagation delays.




Fig. 5 - Tri-state propagation delays.




Fig. 6 - Tri-state propagation delays.




Fig. 7 - Data pre-requisite times.





Fig. 8 - Output transition times.



## Octal Transparent Latch, 3-State Output

### Type Features:

- Common latch enable control
- Common 3-state output enable control
- Buffered inputs
- 3-State outputs
- Bus line driving capacity
- Typical propagation delay = 14 ns @  $V_{CC} = 5.0\text{ V}$ ,  $C_L = 15\text{ pF}$ ,  $T_A = 25^\circ\text{ C}$  (Data to Output)

### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU:  $-40$  to  $+85^\circ\text{ C}$

The RCA CD54/74HC373 and CD54/74HCT373 are high speed Octal Transparent Latch manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL. The CD54/74HCT373 is functionally as well as pin compatible with the standard 54/74LS373.

The outputs are transparent to the inputs when the latch enable ( $\overline{\text{LE}}$ ) is high. When the latch enable ( $\overline{\text{LE}}$ ) goes low the data is latched. The output enable ( $\overline{\text{OE}}$ ) controls the 3-state outputs. When the output enable ( $\overline{\text{OE}}$ ) is high the outputs will be in the high impedance state. The latch operation is independent to the state of the output enable.

The CD54HC373 and CD54HCT373 are supplied in 20-lead hermetic dual-in-line ceramic packages (F Suffix). The CD74HC373 and CD74HCT373 are supplied in 20-lead dual-in-line plastic packages (E Suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground)	$-0.5$ to $+7\text{ V}$
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5\text{ V}$ OR $V_i > V_{CC} + 0.5\text{ V}$ )	$\pm 20\text{ mA}$
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5\text{ V}$ OR $V_o > V_{CC} + 0.5\text{ V}$ )	$\pm 20\text{ mA}$
DC DRAIN CURRENT, PER OUTPUT ( $I_O$ ) (FOR $-0.5\text{ V} < V_o < V_{CC} + 0.5\text{ V}$ )	$\pm 35\text{ mA}$
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ):	$\pm 70\text{ mA}$
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ\text{ C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{ C}$ (PACKAGE TYPE E)	Derate Linearly at $8\text{ mW}/^\circ\text{ C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{ C}$ (PACKAGE TYPE F)	500 mW
For $T_A = +100$ to $+125^\circ\text{ C}$ (PACKAGE TYPE F)	Derate Linearly at $8\text{ mW}/^\circ\text{ C}$ to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F	$-55$ to $+125^\circ\text{ C}$
PACKAGE TYPE E	$-40$ to $+85^\circ\text{ C}$
STORAGE TEMPERATURE ( $T_{stg}$ )	$-65$ to $+150^\circ\text{ C}$
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79\text{ mm}$ ) from case for 10 s max.	$+265^\circ\text{ C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., $1.59\text{ mm}$ ) with solder contacting lead tips only	$+300^\circ\text{ C}$

- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL} = 20\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$ ; @  $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL} = 0.8\text{ V Max.}$ ,  $V_{IH} = 2\text{ V Min.}$   
CMOS Input Compatibility  
 $I_{IN} \leq 1\text{ }\mu\text{A}$  @  $V_{OL}$ ,  $V_{OH}$

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For TA = Full Package Temperature Range) VCC:* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage VIN, VOUT	0	VCC	V
Operating Temperature TA: CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, tr, tf at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns


\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC373/CD54HC373										CD74HCT373/CD54HCT373								UNITS		
	TEST CONDITIONS		74HC/54HC Series			74HC Series		54HC Series			TEST COND.		74HCT/54HCT Series			74HCT Series		54HCT Series			
	VIN V	VCC V	+25° C			-40/ +85° C		-55/ +125° C			VIN V	VCC V	+25° C			-40/ +85° C		-55/ +125° C			
			Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max	Min		Max	
High-Level Input Voltage VIH			2	1.5	—	—	1.5	—	1.5	—		4.5		2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—		5.5									
			6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage VIL			2	—	—	0.3	—	0.3	—	0.3		4.5		—	—	0.8	—	0.8	—	0.8	V
			4.5	—	—	0.9	—	0.9	—	0.9		5.5									
			6	—	—	1.2	—	1.2	—	1.2											
High-Level Output Voltage VOH	VIL or VIH	Io = -20µA	2	1.9	—	—	1.9	—	1.9	—	VIL or VIH	VIL or VIH	4.5	4.4	—	—	4.4	—	4.4	—	V
CMOS Loads			6	5.9	—	—	5.9	—	5.9	—			—	—	—	—	—	—	—	—	
TTL Loads (Bus Drive Output)	VIL or VIH	Io (mA)	—	—	—	—	—	—	—	—	VIL or VIH		—	—	—	—	—	—	—	—	V
			6.0	4.5	3.98	—	—	3.84	—	3.7			4.5	3.98	—	—	3.84	—	3.7	—	
			7.8	6	5.48	—	—	5.34	—	5.2			—	—	—	—	—	—	—	—	
Low-Level Output Voltage VOL	VIL or VIH	Io = 20µA	2	—	—	0.1	—	0.1	—	0.1	VIL or VIH	VIL or VIH	—	—	—	—	—	—	—	—	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1			4.5	—	—	0.1	—	0.1	—	0.1	
			6	—	—	0.1	—	0.1	—	0.1			—	—	—	—	—	—	—	—	
TTL Loads (Bus Drive Output)	VIL or VIH	Io (mA)	—	—	—	—	—	—	—	—	VIL or VIH		—	—	—	—	—	—	—	—	V
			6.0	4.5	—	—	0.26	—	0.33	—			4.5	—	—	0.26	—	0.33	—	0.4	
			7.8	6	—	—	0.26	—	0.33	—			—	—	—	—	—	—	—	—	
Input Leakage Current IIN	VCC or Gnd		6	—	—	±0.1	—	±1	—	±1	VCC or Gnd	VCC or Gnd	5.5	—	—	±0.1	—	±1	—	±1	µA
Quiescent Device Current ICC	VCC or VSS	IOUT=0	6	—	—	8	—	80	—	160	VCC or VSS	VCC or VSS	5.5	—	—	8	—	80	—	160	µA
3-State Leakage Current IOZ	VIL or VIH	Vo = VCC or Gnd	6	—	—	±0.5	—	±5.0	—	±10	VIL or VIH	VIL or VIH	5.5	—	—	±0.5	—	±5.0	—	±10	µA

# CD54/74HC373 CD54/74HCT373

1 of 8 Identical Circuits



Common Controls




Fig. 1 - Logic diagram.

TRUTH TABLE

Output Enable	Latch Enable	Data	Output
L	H	H	H
L	H	L	L
L	L	l	L
L	L	h	H
H	X	X	Z

Note:

L = Low voltage level

H = High voltage level

l = Low voltage level one set-up time prior to the high to low latch enable transition

h = High voltage level one set-up time prior to the high to low latch enable transition

X = Don't care

Z = High impedance state

SWITCHING CHARACTERISTICS (Vcc = 5 V, TA = 25°C, Input tr = tr = 6 ns, CL = 15 pF)

CHARACTERISTIC		54/74HC/HCT TYPICAL	UNIT
Propagation Delay Data to QN Output (Fig. 3)	tPLH tPHL	14	ns
Propagation Delay LE-bar to QN Output (Fig. 4)	tPLH tPHL	14	ns
Output High Z to High Level, (Fig. 6)	tPZH	14	ns
Output High Z to Low Level, (Fig. 7)	tPZL	14	ns
Output High Level to High Z, (Fig. 6)	tPHZ	14	ns
Output Low Level to High Z, (Fig. 7)	tPLZ	14	ns
Input Capacitance	Cin	3.5	pF
Power Dissipation Capacitance	CPD*	50	pF

\*CPD determines the no-load dynamic power consumption per latch. It is obtained by the following relationship;

PD (total power per latch) = CPDVcc<sup>2</sup>fi + Σ CLVcc<sup>2</sup>fo where fi = input frequency, fo = output frequency,

CL = output load capacitance, Vcc = supply voltage




Fig. 2 - Functional diagram.



PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$\overline{\text{LE}}$ Pulse Width (Fig. 4)	$t_w$	2	80	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	20	—	20	—	25	—	24	—	30		
		6	14	—	—	17	—	—	—	20	—	—		
Set-up Time Data to $\overline{\text{LE}}$ (Fig. 5)	$t_{su}$	2	100	—	—	125	—	—	—	150	—	—	ns	
		4.5	20	20	—	25	—	25	—	30	—	30		
		6	17	—	—	21	—	—	—	26	—	—		
Hold Time Data to $\overline{\text{LE}}$ (Fig. 5)	$t_H$	2	5	—	—	5	—	—	—	5	—	—	ns	
		4.5	5	10	—	5	—	13	—	5	—	15		
		6	5	—	—	5	—	—	—	5	—	—		

SWITCHING CHARACTERISTICS (Input  $t_r, t_f = 6 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ )

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to QN Output N = 0 to 7, (Fig. 2)	$t_{PLH}$	2	175	—	—	220	—	—	—	265	—	—	ns	
		4.5	35	35	—	44	—	44	—	53	—	53		
		6	30	—	—	37	—	—	—	45	—	—		
Propagation Delay $\overline{\text{LE}}$ to QN Output N = 0 to 7, (Fig. 4)	$t_{PLH}$	2	175	—	—	220	—	—	—	265	—	—	ns	
		4.5	35	35	—	44	—	44	—	53	—	53		
		6	30	—	—	37	—	—	—	45	—	—		
Output High Z to High Level (Fig. 6)	$t_{PZH}$	2	175	—	—	220	—	—	—	265	—	—	ns	
		4.5	35	35	—	44	—	44	—	53	—	53		
		6	30	—	—	37	—	—	—	45	—	—		
Output High Z to Low Level (Fig. 7)	$t_{PZL}$	2	175	—	—	220	—	—	—	265	—	—	ns	
		4.5	35	35	—	44	—	44	—	53	—	53		
		6	30	—	—	37	—	—	—	45	—	—		
Output High Level to High Z (Fig. 6)	$t_{PHZ}$	2	175	—	—	220	—	—	—	265	—	—	ns	
		4.5	35	35	—	44	—	44	—	53	—	53		
		6	30	—	—	37	—	—	—	45	—	—		
Output Low Level to High Z (Fig. 7)	$t_{PLZ}$	2	175	—	—	220	—	—	—	265	—	—	ns	
		4.5	35	35	—	44	—	44	—	53	—	53		
		6	30	—	—	37	—	—	—	45	—	—		
Output Transition Time (Fig. 3)	$t_{TLH}$	2	60	—	—	75	—	—	—	90	—	—	ns	
		4.5	12	12	—	15	—	15	—	18	—	18		
		6	10	—	—	13	—	—	—	15	—	—		

# CD54/74HC373 CD54/74HCT373




Fig. 3 - Data to Qn output propagation delays and output transition times.




Fig. 4 - Latch enable propagation delays.




Fig. 5 - Latch enable pre-requisite times.




Fig. 6 - Tri-state propagation delays.





Fig. 7 - Tri-state propagation delays.



## 14-Stage Binary Counter

### Type Features:

- Full static operation
- Buffered inputs
- Common reset
- Negative edge clocking
- Typical  $F_{MAX}=50$  MHz @  $V_{CC}=5$  V,  $C_L=15$  pF

### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU:  $-40$  to  $+85^\circ$  C
- Balanced Propagation and Transition Times

The RCA-CD54/74HC4020 and CD54/74HCT4020 are 14-stage ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of the stage advances one count on the negative transition of each clock pulse; a high voltage level on the MR line resets all counters to their zero state. All inputs and outputs are buffered.

The CD54HC4020 and CD54HCT4020 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4020 and CD74HCT4020 are supplied in 16-lead dual-in-line plastic packages (E suffix).

- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2 to 6 V Operation  
High Noise Immunity:  $N_{IL}=20\%$ ,  $N_{IH}=30\%$  of  $V_{CC}$ ;  
@  $V_{CC}=5$  V
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL}=0.8$  V Max.,  $V_{IH}=2$  V Min.  
CMOS Input Compatibility  
 $I_{IN} \leq 1 \mu A$  @  $V_{OL}$ ,  $V_{OH}$

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	$\pm 20$ mA
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	$\pm 20$ mA
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5$ V $< V_o < V_{CC} + 0.5$ V)	$\pm 25$ mA
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ):	$\pm 50$ mA
POWER DISSIPATION PER PACKAGE ( $P_o$ ):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F	-55 to $+125^\circ$ C
PACKAGE TYPE E	-40 to $+85^\circ$ C
STORAGE TEMPERATURE ( $T_{stg}$ )	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX:	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

**CD54/74HC4020**  
**CD54/74HCT4020**







Fig. 1 - Logic block diagram.



**TRUTH TABLE**

$\overline{CP}$	MR	Output State
	L	No Change
	L	Advance to next state
X	H	All Outputs are low

H = high level (steady state)  
 L = low level (steady state)  
 X = don't care

Fig. 2 - Function diagram.

**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T <sub>A</sub> =Full Package Temperature Range) V <sub>CC</sub> :*	2 4.5	6 5.5	V V
DC Input or Output Voltage V <sub>in</sub> , V <sub>out</sub>	0	V <sub>CC</sub>	V
Operating Temperature T <sub>A</sub> :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t <sub>r</sub> , t <sub>f</sub>			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC4020/CD54HC4020										CD74HCT4020/CD54HCT4020								UNITS			
	TEST CONDITIONS			74HC/54HC Series			74HC Series		54HC Series		TEST CONS.		74HCT/54HCT Series			74HCT Series		54HCT Series				
	V <sub>IN</sub>		V <sub>CC</sub>	+25° C			-40/+85° C		-55/+125° C		V <sub>IN</sub>	V <sub>CC</sub>	+25° C			-40/+85° C		-55/+125° C				
	V		V	Min	Typ	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage	V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V	
				4.5	3.15	—	—	3.15	—	3.15	—	—	5.5									
				6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage	V <sub>IL</sub>			2	—	—	0.3	—	0.3	—	0.3	—	4.5	—	—	0.8	—	0.8	—	0.8	—	V
				4.5	—	—	0.9	—	0.9	—	0.9	—	5.5									
				6	—	—	1.2	—	1.2	—	1.2											
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IL</sub> or I <sub>O</sub> =-20μA		2	1.9	—	—	1.9	—	1.9	—	V <sub>IL</sub>										V
CMOS Loads				4.5	4.4	—	—	4.4	—	4.4	—	V <sub>IL</sub>	4.5	4.4	—	—	4.4	—	4.4	—		
		V <sub>IH</sub>		6	5.9	—	—	5.9	—	5.9	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—		
TTL Loads (Standard Output)		V <sub>IL</sub> or I <sub>O</sub> (mA)		-4	4.5	3.98	—	—	3.84	—	3.7	—	V <sub>IL</sub>	4.5	3.98	—	—	3.84	—	3.7	—	V
		V <sub>IH</sub>		-5.2	6	5.48	—	—	5.34	—	5.2	—	V <sub>IH</sub>	—	—	—	—	—	—	—		
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IL</sub> or I <sub>O</sub> =20 μA		2	—	—	0.1	—	0.1	—	0.1	—	V <sub>IL</sub>	—	—	—	—	—	—	—		
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1	—	V <sub>IL</sub>	4.5	—	—	0.1	—	0.1	—	0.1	V
		V <sub>IH</sub>		6	—	—	0.1	—	0.1	—	0.1	—	V <sub>IH</sub>	—	—	—	—	—	—	—		
TTL Loads (Standard Output)		V <sub>IL</sub> or I <sub>O</sub> (mA)		4	4.5	—	—	0.26	—	0.33	—	0.4	—	V <sub>IL</sub>	—	—	—	—	—	—		
		V <sub>IH</sub>		5.2	6	—	—	0.26	—	0.33	—	0.4	—	V <sub>IH</sub>	—	—	—	—	—	—	—	V
Input Leakage Current	I <sub>IN</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	—	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current	I <sub>CC</sub>	V <sub>CC</sub> or Gnd	I <sub>OUT</sub> =0	6	—	—	8	—	80	—	160	—	V <sub>CC</sub> or Gnd	5.5	—	—	8	—	80	—	160	μA

# CD54/74HC4020

## CD54/74HCT4020

SWITCHING CHARACTERISTICS ( $V_{CC}=5\text{ V}$ ,  $T_A=25^\circ\text{ C}$ , Input  $t_r, t_f=6\text{ ns}$ )

CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Units
Propagation Delay $\overline{CP}$ to Q1 Output ( $C_L = 15\text{ pF}$ )	$t_{PLH}$ $t_{PHL}$	15	ns
Propagation Delay $Q_n$ to $Q_{n+1}$ ( $C_L = 15\text{ pF}$ )	$t_{PLH}$ $t_{PHL}$	6	ns
Propagation Delay MR to Q1 Output ( $C_L = 15\text{ pF}$ )	$t_{PHL}$	18	ns
Input Capacitance	$C_{in}$	3.5	pF
Power Dissipation Capacitance*	$C_{PD}$	50	pF

\* $C_{PD}$  is used to determine the power consumption.

$PD = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_i / M)$  where:

$M = 2^1, 2^2, 2^3, \dots, 2^{14}$

$C_L$  = output load capacitance

$f_i$  = input frequency

### Pre-requisite for Switching Function

CHARACTERISTIC	SYMBOL	$V_{CC}$	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency	$f_{MAX}$	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
		4.5	30	—	25	—	25	—	20	—	20	—	16	—	
		6	35	—	—	—	29	—	—	—	23	—	—	—	
Clock Pulse Width (Figure 3)	$t_w$	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Reset Removal Time (Figure 4)	$t_{REM}$	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
Reset Pulse Width (Figure 4)	$t_w$	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	

SWITCHING CHARACTERISTICS ( $C_L=50\text{ pF}$ , Input  $t_r, t_f=6\text{ ns}$ )

CHARACTERISTIC	SYMBOL	$V_{CC}$	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay $\overline{CP}$ to Q1 Output (Figure 3)	$t_{PLH}$ $t_{PHL}$	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	40	—	44	—	50	—	53	—	60	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay $Q_n$ to $Q_{n+1}$ (Figure 3)	$t_{PLH}$ $t_{PHL}$	2	—	75	—	—	—	95	—	—	—	100	—	—	ns
		4.5	—	15	—	20	—	19	—	25	—	22	—	30	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Propagation Delay MR to Q1 Output (Figure 4)	$t_{PHL}$	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
		4.5	—	40	—	45	—	50	—	56	—	60	—	68	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Output Transition Time (Figure 3)	$t_{TLH}$ $t_{THL}$	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	




Fig. 3 - Clock pre-requisite times, propagation delays and output transition times.





Fig. 4 - Master Reset pre-requisite and propagation delays.



## 12-Stage Binary Counter

### Type Features:

- Full static operation
- Buffered inputs
- Common reset
- Negative edge clocking
- Typical  $F_{MAX}=50$  MHz @  $V_{CC}=5$  V,  $C_L=15$  pF

### Family Features:

- Fanout (Over Temperature Range):  
Standard Outputs - 10 LSTTL Loads  
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:  
CD74HC/HCT/HCU:  $-40$  to  $+85^\circ$  C
- Balanced Propagation and Transition Times

The RCA-CD54/74HC4040 and CD54/74HCT4040 are 12-stage ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of the stage advances one count on the negative transition of each clock pulse; a high voltage level on the MR line resets all stages to their zero state. All inputs and outputs are buffered.

The CD54HC4040 and CD54HCT4040 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4040 and CD74HCT4040 are supplied in 16-lead dual-in-line plastic packages (E suffix).

- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:  
2. to 6 V Operation  
High Noise Immunity:  $N_{IL}=20\%$ ,  $N_{IH}=30\%$  of  $V_{CC}$ ; @  $V_{CC}=5$  V
- CD54HCT/CD74HCT Types:  
4.5 to 5.5 V Operation  
Direct LSTTL Input Logic Compatibility  
 $V_{IL}=0.8$  V Max.,  $V_{IH}=2$  V Min.  
CMOS Input Compatibility  
 $I_{IN} \leq 1 \mu A$  @  $V_{OL}$ ,  $V_{OH}$

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground) .....	-0.5 to +7 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) .....	$\pm 20$ mA
DC OUTPUT CURRENT, $I_{OK}$ (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) .....	$\pm 20$ mA
DC DRAIN CURRENT, PER OUTPUT ( $I_o$ ) (FOR $-0.5$ V $< V_o < V_{CC} + 0.5$ V) .....	$\pm 25$ mA
DC $V_{CC}$ OR GROUND CURRENT, PER PIN ( $I_{CC}$ ) .....	$\pm 50$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) .....	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) .....	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F) .....	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F) .....	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F .....	-55 to $+125^\circ$ C
PACKAGE TYPE E .....	-40 to $+85^\circ$ C
STORAGE TEMPERATURE ( $T_{STG}$ ) .....	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING) FOR 10 s MAX.:	
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s max .....	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only .....	$+300^\circ$ C







Fig. 1 - Logic block diagram.



92CM-37016

Fig. 2 - Function diagram.

TRUTH TABLE

CP	MR	Output State
	L	No Change
	L	Advance to next state
X	H	All Outputs are low

H = high level (steady state)  
L = low level (steady state)  
X = don't care

# CD54/74HC4040

# CD54/74HCT4040

## RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T <sub>A</sub> =Full Package Temperature Range) V <sub>CC</sub> .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V <sub>in</sub> , V <sub>out</sub>	0	V <sub>CC</sub>	V
Operating Temperature T <sub>A</sub> :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t <sub>r</sub> , t <sub>f</sub>			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4040/CD54HC4040										CD74HCT4040/CD54HCT4040								UNITS		
	TEST CONDITIONS		74HC/54HC Series			74HC Series		54HC Series			TEST CONS.		74HCT/54HCT Series			74HCT Series		54HCT Series			
	V <sub>IN</sub>	V <sub>CC</sub>	+25° C			-40/+85° C		-55/+125° C			V <sub>IN</sub>	V <sub>CC</sub>	+25° C			-40/+85° C		-55/+125° C			
	V	V	Min	Typ	Max	Min	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max		Min	Max
High-Level Input Voltage V <sub>IH</sub>			2	1.5	—	—	1.5	—	1.5	—	—	4.5									
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5	2	—	—	2	—	2	—	—	V
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—	—	—	—	—	V
Low-Level Input Voltage V <sub>IL</sub>			2	—	—	0.3	—	0.3	—	0.3	—	4.5	—	—	0.8	—	0.8	—	0.8	—	V
			4.5	—	—	0.9	—	0.9	—	0.9	—	5.5	—	—	—	—	—	—	—	—	V
			6	—	—	1.2	—	1.2	—	1.2	—	—	—	—	—	—	—	—	—	—	V
High-Level Output Voltage V <sub>OH</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> =-20μA	2	1.9	—	—	1.9	—	1.9	—	V <sub>IL</sub>										V
	or		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	—	V
	V <sub>IH</sub>		6	5.9	—	—	5.9	—	5.9	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	—	V
	V <sub>IL</sub>	I <sub>O</sub> (mA)									V <sub>IL</sub>										V
or	-4		4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	V	
V <sub>IH</sub>		-5.2	6	5.48	—	—	5.34	—	5.2	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	V	
Low-Level Output Voltage V <sub>OL</sub> CMOS Loads	V <sub>IL</sub>	I <sub>O</sub> =20μA	2	—	—	0.1	—	0.1	—	0.1	V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	V
	or		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	V
	V <sub>IH</sub>		6	—	—	0.1	—	0.1	—	0.1	—	V <sub>IH</sub>	—	—	—	—	—	—	—	—	V
	V <sub>IL</sub>	I <sub>O</sub> (mA)									V <sub>IL</sub>	—	—	—	—	—	—	—	—	—	V
or	4		4.5	—	—	0.26	—	0.33	—	0.4	—	or	4.5	—	—	0.26	—	0.33	—	0.4	V
V <sub>IH</sub>		5.2	6	—	—	0.26	—	0.33	—	0.4	V <sub>IH</sub>	—	—	—	—	—	—	—	—	V	
Input Leakage Current I <sub>IN</sub>	V <sub>CC</sub> or Gnd		6	—	—	±0.1	—	±1	—	±1	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	I <sub>OUT</sub> =0	6	—	—	8	—	80	—	160	V <sub>CC</sub> or Gnd	5.5	—	—	8	—	80	—	160	—	μA

**SWITCHING CHARACTERISTICS (V<sub>CC</sub>=5 V, T<sub>A</sub>=25° C, Input t<sub>r</sub>,t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	54/74HC/HCT	
		Typical	Units
Propagation Delay $\overline{CP}$ to Q1 (C <sub>L</sub> = 15 pF)	t <sub>PLH</sub> t <sub>PHL</sub>	15	ns
Propagation Delay Q <sub>n</sub> to Q <sub>n+1</sub> (C <sub>L</sub> = 15 pF)	t <sub>PLH</sub> t <sub>PHL</sub>	6	ns
Propagation Delay MR to Q1 Output (C <sub>L</sub> = 15 pF)	t <sub>PHL</sub>	18	ns
Input Capacitance	C <sub>in</sub>	3.5	pF
Power Dissipation Capacitance*	C <sub>PD</sub>	50	pF

\*C<sub>PD</sub> is used to determine the power consumption.  
 PD = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> fi + Σ (C<sub>L</sub> V<sub>CC</sub><sup>2</sup> fi/M) where:  
 M = 2<sup>1</sup>, 2<sup>2</sup>, 2<sup>3</sup>, . . . 2<sup>14</sup>  
 C<sub>L</sub> = output load capacitance  
 fi = input frequency

**Pre-requisite for Switching Function**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency	f <sub>MAX</sub>	2	6	—	—	—	—	5	—	—	—	—	—	—	MHz
		4.5	30	—	25	—	25	—	20	—	20	—	16	—	
		6	35	—	—	—	29	—	—	—	23	—	—	—	
Clock Pulse Width (Figure 3)	t <sub>w</sub>	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Reset Removal Time (Figure 4)	t <sub>REM</sub>	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
Reset Pulse Width (Figure 4)	t <sub>w</sub>	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	

**SWITCHING CHARACTERISTICS (C<sub>L</sub>=50 pF, Input t<sub>r</sub>,t<sub>f</sub>=6 ns)**

CHARACTERISTIC	SYMBOL	V <sub>CC</sub>	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay $\overline{CP}$ to Q1 Output (Figure 3)	t <sub>PLH</sub> t <sub>PHL</sub>	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	40	—	44	—	50	—	53	—	60	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay Q <sub>n</sub> to Q <sub>n+1</sub> (Figure 3)	t <sub>PLH</sub> t <sub>PHL</sub>	2	—	75	—	—	—	95	—	—	—	100	—	—	ns
		4.5	—	15	—	20	—	19	—	25	—	22	—	30	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Propagation Delay MR to Q1 Output (Figure 4)	t <sub>PHL</sub>	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
		4.5	—	40	—	45	—	50	—	56	—	60	—	68	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Output Transition Time (Figure 3)	t <sub>TLH</sub> t <sub>THL</sub>	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	

**CD54/74HC4040**  
**CD54/74HCT4040**




Fig. 3 - Clock pre-requisite times, propagation delays and output transition times.




Fig. 4 - Master Reset pre-requisite and propagation delays.




## Preview Data

The types shown in the Preview Data section are in the initial stages of design. The data shown are subject to change and RCA reserves the right to alter or discontinue this product without notice. No obligations are assumed for notice of change or future manufacture of these devices. For current information on the status of these types, please contact your local RCA sales office.

**CD54/74HC02**  
**CD54/74HCT02**

**Quad 2-Input NOR Gate**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	8 10	ns ns

**CD54/74HCU04**

**Hex Inverter (Unbuffered)**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay:	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	4 6	ns ns

**CD54/74HC08  
CD54/74HCT08**

**Quad 2-Input AND Gate**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical		Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Input to Output	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	7	10	ns
			9	12	ns
			HC08	HCT08	

**CD54/74HC10  
CD54/74HCT10**

**Triple 3-Input NAND Gate**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Input to Output	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	10	ns
			12	ns

**CD54/74HC14  
CD54/74HCT14**

**Hex Inverting Schmitt Trigger**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	10 12	ns ns

**CD54/74HC20  
CD54/74HCT20**

**Dual 4-Input NAND Gate**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	15 20	ns ns



**CD54/74HC27  
CD54/74HCT27**

**Triple 3-Input NOR Gate**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$	10	ns
		$C_L = 50\text{ pF}$	12	ns

**CD54/74HC32  
CD54/74HCT32**

**Quad 2-Input OR Gate**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$	7	ns
		$C_L = 50\text{ pF}$	9	ns

# CD54/74HC42 CD54/74HCT42

# BCD to Decimal Decoder (1-to-10)

TRUTH TABLE




Inputs				Outputs									
A3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9
L	L	L	L	L	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	H	L	H	H	H	H	H	H	H
L	L	H	H	H	H	H	L	H	H	H	H	H	H
L	H	L	L	H	H	H	H	L	H	H	H	H	H
L	H	H	L	H	H	H	H	H	L	H	H	H	H
L	H	H	H	H	H	H	H	H	H	L	H	H	H
L	H	L	L	L	H	H	H	H	H	H	L	H	H
L	H	L	H	H	H	H	H	H	H	H	H	L	H
L	H	L	L	L	H	H	H	H	H	H	H	H	L
H	L	H	L	H	H	H	H	H	H	H	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H
H	L	L	L	H	H	H	H	H	H	H	H	H	H
H	L	L	L	L	H	H	H	H	H	H	H	H	H
H	L	L	H	H	H	H	H	H	H	H	H	H	H
H	L	L	L	H	H	H	H	H	H	H	H	H	H
H	L	L	L	L	H	H	H	H	H	H	H	H	H
H	L	L	L	L	H	H	H	H	H	H	H	H	H

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	15 17	ns ns

# CD54/74HC73 CD54/74HCT73

# Dual J-K Flip-Flop w/Reset Negative-Edge Trigger



TRUTH TABLE


Inputs				Outputs	
$\overline{R}$	$\overline{CP}$	J	K	Q	$\overline{Q}$
L	X	X	X	L	H
H	↓	L	L	Q <sub>0</sub>	$\overline{Q}_0$
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	TOGGLE
H	H	X	X	Q <sub>0</sub>	$\overline{Q}_0$

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Clock to Q or $\overline{Q}$	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	60 50	MHz MHz

# CD54/74HC75 CD54/74HCT75

# Quad Bistable Transparent Latch



TRUTH TABLE

Inputs		Outputs	
D	E	Q	$\bar{Q}$
L	H	L	H
H	H	H	$\bar{L}$
X	L	Q <sub>0</sub>	$\bar{Q}_0$


H = High Level  
L = Low Level  
X = Don't Care  
Q<sub>0</sub> = The level of Q before the transition of G.

Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	10 12	ns ns
f <sub>max</sub>	Maximum Clock Frequency	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	60 50	MHz MHz

# CD54/74HC85 CD54/74HCT85

# 4-Bit Magnitude Comparator



Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Clock to Q	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	18 20	ns ns


# CD54/74HC85 CD54/74HCT85

TRUTH TABLE

Comparing Inputs				Cascading Inputs			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = A0	X	X	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = A0	H	H	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	H	H	L

# CD54/74HC86 CD54/74HCT86

## Quad 2-Input EXCLUSIVE-OR Gate



TRUTH TABLE

Inputs		Output
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L


$$Y = A \oplus B = \bar{A}B + A\bar{B}$$

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	10 12	ns ns

# CD54/74HC107 CD54/74HCT107

# Dual J-K Flip-Flop with Reset Negative Edge Trigger



TRUTH TABLE


INPUTS				OUTPUTS	
R̄	CP	J	K	Q	Q̄
L	X	X	X	L	H
H	↓	L	L	QO	QO
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	TOGGLE
H	H	X	X	QO	QO

Dynamic Electrical Characteristics @ TA = 25°C, VCC = 5 V, tr, tf = 6 ns

Symbol	Parameter	Test Conditions	Typical	Units
tPHL/tPLH	Propagation Delay: Clock to Q or Q̄	CL = 15 pF CL = 50 pF	18 20	ns ns
fmax	Maximum Clock Frequency	CL = 15 pF CL = 50 pF	60 50	MHz MHz

# CD54/74HC109 CD54/74HCT109

# Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger



TRUTH TABLE


Inputs					Outputs	
S̄	R̄	CP	J	K	Q	Q̄
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	TOGGLE
H	H	↑	L	H	QO	QO
H	H	↑	H	H	H	L
H	H	L	X	X	QO	QO

\*This is an unstable condition, and is not guaranteed.

Dynamic Electrical Characteristics @ TA = 25°C, VCC = 5 V, tr, tf = 6 ns

Symbol	Parameter	Test Conditions	Typical	Units
tPHL/tPLH	Propagation Delay: CP to Q	CL = 15 pF CL = 50 pF	18 20	ns ns
fmax	Maximum Clock Frequency	CL = 15 pF CL = 50 pF	60 50	MHz MHz

# CD54/74HC112 CD54/74HCT112



# Dual J-K Flip-Flop with Set and Reset Negative Edge Trigger

TRUTH TABLE

Inputs					Outputs	
$\bar{S}$	$\bar{R}$	CP	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	L*	L*
H	H	↓	L	L	Q0	$\bar{Q}0$
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	TOGGLE	TOGGLE
H	H	H	X	X	Q0	$\bar{Q}0$

\*This is an unstable condition, and is not guaranteed.

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Clock to Q	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	60 50	MHz MHz

# CD54/74HC123 CD54/74HCT123


# CD54/74HC221 CD54/74HCT221

# CD54/74HC423 CD54/74HCT423

# Dual Retriggerable Monostable Multivibrator with Reset

# Dual Monostable Multivibrator with Reset

# Dual Retriggerable Monostable Multivibrator with Reset




TRUTH TABLE

Inputs			Outputs	
$\bar{A}$	B	$\bar{R}$	Q	$\bar{Q}$
H	X	H	L	H
X	L	H	L	H
L	↑	H	⌊	⌋
↓	H	H	⌊	⌋
X	X	L	L	H

H = High Level  
L = Low Level  
↑ = Transition from Low to High  
↓ = Transition from High to Low  
⌊ = One High Level Pulse  
⌋ = One Low Level Pulse  
X = Irrelevant

**CD54/74HC132**  
**CD54/74HCT132**

**Quad 2-Input NAND Schmitt Trigger**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	8 10	ns ns

**CD54/74HC139**  
**CD54/74HCT139**

**Dual 2-to-4 Line Decoder/  
Demultiplexer**



TRUTH TABLE

INPUTS			OUTPUTS			
ENABLE	SELECT		Y0	Y1	Y2	Y3
E	A1	A0				
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L


H = high level, L = low level, X = don't care

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Address to Output and Enable to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	15 17	ns ns

# CD54/74HC147 CD54/74HCT147

# 10-to-4 Line-Priority Encoder



TRUTH TABLE

Inputs								Outputs				
I0	I1	I2	I3	I4	I5	I6	I7	I8	Y3	Y2	Y1	Y0
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	X	L	H	H	H	L	L	L
X	X	X	X	X	L	H	H	H	H	L	L	H
X	X	X	L	H	H	H	H	H	H	L	H	H
X	X	L	H	H	H	H	H	H	H	L	L	L
X	L	H	H	H	H	H	H	H	H	L	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L


H = High Logic Level, L = Low Logic Level, X = Irrelevant.

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns

# CD54/74HC151 CD54/74HCT151

# 8-Input Multiplexer



TRUTH TABLE

Inputs			Outputs		
Select			Strobe $\bar{E}$	Y	$\bar{Y}$
S2	S1	S0			
X	X	X	H	L	$\bar{H}$
L	L	L	L	D0	$\bar{D0}$
L	L	H	L	D1	$\bar{D1}$
L	H	L	L	D2	$\bar{D2}$
L	H	H	L	D3	$\bar{D3}$
H	L	L	L	D4	$\bar{D4}$
H	L	H	L	D5	$\bar{D5}$
H	H	L	L	D6	$\bar{D6}$
H	H	H	L	D7	$\bar{D7}$


Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Select to Y ( $\bar{Y}$ )	$C_L = 15\text{ pF}$	20	ns
		$C_L = 50\text{ pF}$	22	ns
	Enable to Y ( $\bar{Y}$ )	$C_L = 15\text{ pF}$	20	ns
		$C_L = 50\text{ pF}$	22	ns
	Data to Y ( $\bar{Y}$ )	$C_L = 15\text{ pF}$	15	ns
		$C_L = 50\text{ pF}$	17	ns



# CD54/74HC153 CD54/74HCT153

# Dual 4-Input Multiplexer



TRUTH TABLE

Select Inputs		Data Inputs				Enable	Output
S1	S0	I0	I1	I2	I3	$\bar{E}$	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
L	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H


Select inputs A and B are common to both sections.  
H = High Level, L = Low Level, X = Don't Care.

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Select to Y ( $\bar{Y}$ )	$C_L = 15\text{ pF}$	15	ns
		$C_L = 50\text{ pF}$	17	ns
	Enable to Y ( $\bar{Y}$ )	$C_L = 15\text{ pF}$	13	ns
		$C_L = 50\text{ pF}$	15	ns
	Data to Y ( $\bar{Y}$ )	$C_L = 15\text{ pF}$	13	ns
		$C_L = 50\text{ pF}$	15	ns

# CD54/74HC154 CD54/74HCT154

# 4-to-16 Line Decoder/ Demultiplexer



Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Address to Output and Enable to Output	$C_L = 15\text{ pF}$	15	ns
		$C_L = 50\text{ pF}$	17	ns

# CD54/74HC154 CD54/74HCT154


TRUTH TABLE

		INPUTS				OUTPUTS																
E1	E2	A3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15	
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H
L	L	H	L	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
L	L	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	H	H	L	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

H = high level, L = low level, X = irrelevant

# CD54/74HC157 CD54/74HCT157

## Quad 2-Input Multiplexer



TRUTH TABLE


INPUTS				OUTPUT Y
E-bar	S	I0	I1	HC/HCT157
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Data to Output	$C_L = 15\text{ pF}$	10	ns
		$C_L = 50\text{ pF}$	12	ns
	Select to Output and Strobe to Output	$C_L = 15\text{ pF}$	13	ns
		$C_L = 50\text{ pF}$	15	ns

CD54/74HC160, CD54/74HCT160  
 CD54/74HC161, CD54/74HCT161  
 CD54/74HC162, CD54/74HCT162  
 CD54/74HC163, CD54/74HCT163

## Pre-settable Synchronous Counters



CD54/74HC/HCT160 BCD Decade Counter,  
Asynchronous Reset

CD54/74HC/HCT161 4-Bit Binary Counter,  
Asynchronous Reset

CD54/74HC/HCT162 BCD Decade Counter,  
Synchronous Reset

CD54/74HC/HCT163 4-Bit Binary Counter,  
Synchronous Reset

### Truth Tables

#### HC/HCT160, 161

CP	$\overline{MR}$	PE	TE	$\overline{P}$	Function
X	0	X	X	X	Clear
X	1	1	0	1	Count & TC disabled
X	1	0	1	1	Count disabled
X	1	0	0	1	Count & TC disabled
↑	1	X	X	0	Load
↑	1	1	1	1	Increment Counter


#### HC/HCT162, 163

CP	$\overline{MR}$	PE	TE	$\overline{P}$	Function
↑	L	X	X	X	Clear
X	H	H	L	H	Count & TC disabled
X	H	L	H	H	Count disabled
X	H	L	L	H	Count & TC disabled
↑	H	X	X	L	Load
↑	H	H	H	H	Increment Counter

### Dynamic Electrical Characteristics @ $T_A = 25^\circ\text{C}$ , $V_{CC} = 5\text{ V}$ , $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Clock to Q	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	60 50	MHz MHz

# CD54/74HC164 CD54/74HCT164




# 8-Bit Serial-In/Parallel-Out Shift Register

MODE SELECT — TRUTH TABLE

Operating Mode	Inputs				Outputs		
	MR	CP	DS1	DS2	Q0	Q1 — Q7	
Reset (Clear)	L	X	X	X	L	L — L	
Shift	H	↑	l	l	L	q0 — q6	
	H	↑	l	h	L	q0 — q0	
	H	↑	h	l	L	q0 — q6	
	H	↑	h	h	H	q0 — q0	

H = HIGH voltage level.  
h = HIGH voltage level one setup time prior to the LOW-to-HIGH Clock transition.  
L = LOW voltage level.  
l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.  
q = Lower case letters indicate the state of the reference input (or output) one setup time prior to the LOW-to-HIGH clock transition.  
x = Don't care.  
↑ = LOW-to-HIGH clock transition.

# CD54/74HC165 CD54/74HCT165



# 8-Bit Parallel-In/Serial-Out Shift Register

MODE SELECT — Truth Table

Operating Modes	inputs					Q <sub>n</sub> Register		Outputs	
	PL	CE	CP	DS	D0-D7	Q0	Q1-Q6	Q7	Q <sub>7</sub>
Parallel Load	L	X	X	X	L	L	L - L	L	H
	L	X	X	X	H	H	H - H	H	L
Serial Shift	H	L	↑	l	X	L	q0 - q5	q6	q <sub>6</sub>
	H	L	↑	h	X	H	q0 - q5	q6	q <sub>6</sub>
Hold "Do Nothing"	H	H	X	X	X	q0	q1 - q6	q7	q <sub>7</sub>


H = HIGH voltage level.  
h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.  
L = LOW voltage level.  
l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.  
q<sub>n</sub> = Lower case letters indicate the state of the referenced output one setup time prior to the LOW-to-HIGH clock transition.  
X = Don't care.  
↑ = LOW-to-HIGH clock transition.

Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Clock to Q or Q̄	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	18 20	ns ns
f <sub>max</sub>	Maximum Clock Frequency	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	60 50	MHz MHz

# CD54/74HC173 CD54/74HCT173

# Quad-D-Type Flip-Flop, 3-State Positive Edge Trigger



**TRUTH TABLE**

MR	CP	Inputs		Data D	Output Q
		Data Enable			
		OE1	OE2		
H	X	X	X	X	L
L	L	X	X	X	Q <sub>0</sub>
L	↑	H	X	X	Q <sub>0</sub>
L	↑	X	H	X	Q <sub>0</sub>
L	↑	L	L	L	L
L	↑	L	L	H	H

When either OE1 or OE2 (or both) is (are) high the output is disabled to the high-impedance state, however, sequential operation of the flip-flops is not affected.


H = high level (steady state)  
 L = low level (steady state)  
 ↑ = low-to-high level transition  
 X = don't care (any input including transitions)  
 Q<sub>0</sub> = the level of Q before the indicated steady state input conditions were established.

**Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns**

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Clock to Q	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	18 20	ns ns
f <sub>max</sub>	Maximum Clock Frequency	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	60 50	MHz MHz

# CD54/74HC174 CD54/74HCT174

# Hex D-Type Flip-Flop with Reset Positive-Edge Trigger



**Truth Table  
(Each Flip-Flop)**

Inputs			Outputs	
MR	CP	D	Q	Q̄
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	Q <sub>0</sub>	Q̄ <sub>0</sub>


H = High level (steady state).  
 L = Low level (steady state).  
 X = Don't Care.  
 ↑ = Transition from low to high level.  
 Q<sub>0</sub> = The level of Q before the indicated steady-state input conditions were established.

**Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns**

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Clock to Q	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	18 20	ns ns
f <sub>max</sub>	Maximum Clock Frequency	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	60 50	MHz MHz

# CD54/74HC190 CD54/74HCT190

# Presettable Synchronous BCD Decade Up/Down Counter




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Input to Output	C <sub>L</sub> = 15 pF	18	ns
		C <sub>L</sub> = 50 pF	20	ns
f <sub>max</sub>	Maximum Clock Frequency	C <sub>L</sub> = 15 pF	60	MHz
		C <sub>L</sub> = 50 pF	50	MHz

# CD54/74HC191 CD54/74HCT191

# Presettable Synchronous 4-Bit Binary Up/Down Counter



MODE SELECT TABLE

Inputs				MODE
P	E	U/D	CP	
H	L	L		Count Up
H	L	L		Count Down
L	X	X	X	Preset (Asyn.)
H	H	X	X	No Change (Hold)

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

RC TRUTH TABLE

Inputs		Outputs	
E	TC*	CP	RC
L	H		
H	X	X	H
X	L	X	H


\*TC is generated internally.

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Input to Output	C <sub>L</sub> = 15 pF	18	ns
		C <sub>L</sub> = 50 pF	20	ns
f <sub>max</sub>	Maximum Clock Frequency	C <sub>L</sub> = 15 pF	60	MHz
		C <sub>L</sub> = 50 pF	50	MHz

# CD54/74HC192 CD54/74HCT192

# Presettable Synchronous BCD Decade Up/Down Counter



TRUTH TABLE

Count		$\overline{MR}$	$\overline{P}$	Function
$\overline{TCU}$	$\overline{TCD}$			
↑	H	L	H	Count Up
H	↑	L	H	Count Down
X	X	H	X	Clear
X	X	L	L	Load


H = High Level    X = Don't care  
L = Low Level    ↑ = Transition from low-to-high

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Clock to Q	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	24 26	ns ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	60 50	MHz MHz

# CD54/74HC193 CD54/74HCT193

# Presettable Synchronous 4-Bit Binary Up/Down Counter



TRUTH TABLE

Count		$\overline{MR}$	$\overline{P}$	Function
Up	Down			
↑	H	L	H	Count Up
H	↑	L	H	Count Down
X	X	H	X	Clear
X	X	L	L	Load


H = High Level    X = Don't care  
L = Low Level    ↑ = Transition from low-to-high

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Clock to Q	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	60 50	MHz MHz

**CD54/74HC194**  
**CD54/74HCT194**

**4-Bit Bidirectional**  
**Universal Shift Register**



**MODE SELECT — TRUTH TABLE**

Operating Mode	Inputs							Outputs			
	CP	MR	S <sub>1</sub>	S <sub>0</sub>	DS0	DS3	D <sub>n</sub>	Q0	Q1	Q2	Q3
Reset (clear)	X	L	X	X	X	X	X	L	L	L	L
Hold (do nothing)	X	H	l(b)	l(b)	X	X	X	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>
Shift Left	↑	H	h	l(b)	X	l	X	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	L
	↑	H	h	l(b)	X	h	X	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	H
Shift Right	↑	H	l(b)	h	l	X	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
	↑	H	l(b)	h	h	X	X	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
Parallel Load	↑	H	h	h	X	X	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>

H = HIGH voltage level.

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level.

l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

d<sub>n</sub> (q<sub>n</sub>) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.

X = Don't care.

↑ = LOW-to-HIGH clock transition.

NOTE: b. The HIGH-to-LOW transition of the S<sub>0</sub> and S<sub>1</sub> inputs on the 54/74194 should only take place while CP is HIGH for conventional operation.

**Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns**




Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Clock to Q	C <sub>L</sub> = 15 pF	18	ns
		C <sub>L</sub> = 50 pF	20	ns
	Reset to Q	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	18 20	ns ns
f <sub>max</sub>	Maximum Clock Frequency	C <sub>L</sub> = 15 pF	60	MHz
		C <sub>L</sub> = 50 pF	50	MHz



CD54/74HC240, CD54/74HCT240  
 CD54/74HC241, CD54/74HCT241  
 CD54/74HC244, CD54/74HCT244

## Octal Buffer/Line Drivers, 3-State

Inverting and Non-Inverting Outputs



### TRUTH TABLES

INPUTS		OUTPUT	
$\overline{1OE}, 2OE$	A	Y	
L	L	H	
L	H	L	
H	X	Z	

(HC/HCT240)

INPUTS		OUTPUT	
$\overline{1OE}, 2OE$	A	Y	
L	L	L	
L	H	H	
H	X	Z	

(HC/HCT244)

INPUTS		OUTPUT	INPUTS		OUTPUT
$\overline{1OE}$	1A	1Y	2OE	2A	2Y
L	L	L	L	X	Z
L	H	H	H	L	L
H	X	Z	H	H	H

(HCT/HCT241)


H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = HIGH Impedance

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Data to Output HC/HCT240 only	$C_L = 15\text{ pF}$	8	ns
		$C_L = 50\text{ pF}$	10	ns
	Data to Output HC/HCT241/244	$C_L = 15\text{ pF}$	10	ns
		$C_L = 50\text{ pF}$	12	ns
	Enable to HiZ	$C_L = 15\text{ pF}$	12	ns
		$C_L = 50\text{ pF}$	15	ns
	Enable from HiZ	$C_L = 15\text{ pF}$	12	ns
		$C_L = 50\text{ pF}$	15	ns

# CD54/74HC245 CD54/74HCT245

# Octal-Bus Transceiver, 3-State



TRUTH TABLE

CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B DATA TO A BUS
L	H	A DATA TO B BUS
H	X	ISOLATION


H = high level, L = low level, X = irrelevant

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Data to Output	$C_L = 15\text{ pF}$	10	ns
		$C_L = 50\text{ pF}$	12	ns
	Enable to HiZ and Enable from HiZ	$C_L = 15\text{ pF}$	12	ns
		$C_L = 50\text{ pF}$	15	ns

# CD54/74HC253 CD54/74HCT253

# Dual 4-Input Multiplexer, 3-State



TRUTH TABLE

SELECT INPUTS		DATA INPUTS				OUTPUT ENABLE	OUTPUT
S1	S0	I0	I1	I2	I3	OE	Y
X	X	X	X	X	X	H	Z
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H


Address inputs A and B are common to both sections.  
H = high level, L = low level, X = irrelevant, Z = high impedance (off).

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Data to Output	$C_L = 15\text{ pF}$	13	ns
		$C_L = 50\text{ pF}$	15	ns
	Select to Output	$C_L = 15\text{ pF}$	15	ns
		$C_L = 50\text{ pF}$	17	ns
Enable to HiZ Enable from HiZ	$C_L = 15\text{ pF}$	12	ns	
	$C_L = 50\text{ pF}$	15	ns	

# CD54/74HC257 CD54/74HCT257

# Quad 2-Input Multiplexer, 3-State



**TRUTH TABLE**

OE	INPUTS			OUTPUT
	S	I0	I1	Y
H	X	X	X	Z
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H


H = high level, L = low level, X = irrelevant, Z = high impedance (off)

**Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$**

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Data to Output	$C_L = 15\text{ pF}$	13	ns
		$C_L = 50\text{ pF}$	15	ns
	Select to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	15 17	ns ns
	Enable to HiZ Enable from HiZ	$C_L = 15\text{ pF}$	12	ns
		$C_L = 50\text{ pF}$	15	ns

# CD54/74HC259 CD54/74HCT259

# 8-Bit Addressable Latch



**TRUTH TABLE**

Inputs		Output of Addressed Latch	Each Other Output	Function
MR	LE			
H	L	D	Q <sub>i0</sub>	Addressable Latch Memory 8-Line Demultiplexer Clear
H	H	Q <sub>i0</sub>	Q <sub>i0</sub>	
L	L	D	L	
L	H	L	L	

H = high level, L = low level  
D = the level at the data input  
Q<sub>i0</sub> = the level of Q<sub>i</sub> (i = 0, 1...7, as appropriate) before the indicated steady-state input conditions were established.

**LATCH SELECTION TABLE**


Select Inputs			Latch Addressed
A2	A1	A0	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

**Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$**

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Data to Output	$C_L = 15\text{ pF}$	15	ns
		$C_L = 50\text{ pF}$	17	ns

# CD54/74HC280 CD54/74HCT280

# 9-Bit Odd/Even Parity Generator/Checker



TRUTH TABLE

NUMBER OF INPUTS 0 THRU 8 THAT ARE HIGH	OUTPUTS	
	ΣE	ΣO
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H


H = high level, L = low level

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns

# CD54/74HC297 CD54/74HCT297

# Digital Phase-Locked-Loop Filter



K COUNTER FUNCTION TABLE  
(DIGITAL CONTROL)

D	C	B	A	MODULO (K)
L	L	L	L	Inhibited
L	L	L	H	$2^3$
L	L	H	L	$2^4$
L	L	H	H	$2^5$
L	H	L	L	$2^6$
L	H	L	H	$2^7$
L	H	H	L	$2^8$
L	H	H	H	$2^9$
H	L	L	L	$2^{10}$
H	L	L	H	$2^{11}$
H	L	H	L	$2^{12}$
H	L	H	H	$2^{13}$
H	H	L	L	$2^{14}$
H	H	L	H	$2^{15}$
H	H	H	L	$2^{16}$
H	H	H	H	$2^{17}$

FUNCTION TABLE  
EDGE-CONTROLLED PHASE DETECTOR

$\phi A2$	$\phi B$	ECPD OUT
H or L	↓	H
↓	H or L	L
H or L	↑	No change
↑	H or L	No change


H = steady-state high level  
L = steady-state low level  
↓ = transition from high to low  
↑ = transition from low to high

FUNCTION TABLE  
EXCLUSIVE-OR PHASE DETECTOR

$\phi A1$	$\phi B$	XORPD OUT
L	L	L
L	H	H
H	L	H
H	H	L

CD54/74HC354, CD54/74HCT354  
 CD54/74HC356, CD54/74HCT356

## 8-Input Multiplexer/Register, 3-State



**CD54/74HC354, CD54/74HCT354 Types**  
 Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Select to Output	$C_L = 15\text{ pF}$	32	ns
		$C_L = 50\text{ pF}$	34	ns
	$\overline{LE}$ to Output	$C_L = 15\text{ pF}$	34	ns
		$C_L = 50\text{ pF}$	36	ns
	Data to Output	$C_L = 15\text{ pF}$	29	ns
		$C_L = 50\text{ pF}$	31	ns
Enable to/from HiZ	$C_L = 15\text{ pF}$	12	ns	
	$C_L = 50\text{ pF}$	15	ns	
$\overline{OE}$ to Output	$C_L = 15\text{ pF}$	37	ns	
	$C_L = 50\text{ pF}$	39	ns	

**CD54/74HC356, CD54/74HCT356 Types**  
 Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Clock to Output	$C_L = 15\text{ pF}$	34	ns
		$C_L = 50\text{ pF}$	36	ns
	$\overline{OE}$ to Output	$C_L = 15\text{ pF}$	37	ns
		$C_L = 50\text{ pF}$	39	ns
	Select to Output	$C_L = 15\text{ pF}$	32	ns
		$C_L = 50\text{ pF}$	34	ns
Enable to/from HiZ	$C_L = 15\text{ pF}$	12	ns	
	$C_L = 50\text{ pF}$	15	ns	

CD54/74HC354, CD54/74HCT354  
 CD54/74HC356, CD54/74HCT356

TRUTH TABLE

Select †			Inputs			Output Enables			Outputs	
			Enable Data 'HC354 'HCT354	Clock 'HC356 'HCT356						
S2	S1	S0	$\bar{E}$	CP	$\bar{OE}1$	$\bar{OE}2$	OE3	$\bar{Y}$	Y	
X	X	X	X	X	H	X	X	Z	Z	
X	X	X	X	X	X	H	X	Z	Z	
X	X	X	X	X	X	X	L	Z	Z	
L	L	L	L	†	L	L	H	$\bar{D}0$	D0	
L	L	L	H	H or L	L	L	H	$\bar{D}0_n$	D0_n	
L	L	H	L	†	L	L	H	$\bar{D}1$	D1	
L	L	H	H	H or L	L	L	H	$\bar{D}1_n$	D1_n	
L	H	L	L	†	L	L	H	$\bar{D}2$	D2	
L	H	L	H	H or L	L	L	H	$\bar{D}2_n$	D2_n	
L	H	H	L	†	L	L	H	$\bar{D}3$	D3	
L	H	H	H	H or L	L	L	H	$\bar{D}3_n$	D3_n	
H	L	L	L	†	L	L	H	$\bar{D}4$	D4	
H	L	L	H	H or L	L	L	H	$\bar{D}4_n$	D4_n	
H	L	H	L	†	L	L	H	$\bar{D}5$	D5	
H	L	H	H	H or L	L	L	H	$\bar{D}5_n$	D5_n	
H	H	L	L	†	L	L	H	$\bar{D}6$	D6	
H	H	L	H	H or L	L	L	H	$\bar{D}6_n$	D6_n	
H	H	H	L	†	L	L	H	$\bar{D}7$	D7	
H	H	H	H	H or L	L	L	H	$\bar{D}7_n$	D7_n	

Notes

H = high level (steady state)

L = Low level (steady state)

X = irrelevant (any input, including transitions)

Z = high-impedance state (off state)

† = transition from low to high level


D0...D7 = the level of steady-state inputs at inputs D0 through D7, respectively, at the time of the low-to-high clock transition in the case of HC356

D0\_n...D7\_n = the level of steady state inputs D0 through D7, respectively, before the most recent low-to-high transition of data control or clock

† This column shows the input address setup with  $\bar{E}$  low

**CD54/74HC365, CD54/74HCT365  
CD54/74HC366, CD54/74HCT366**

**Hex Buffer/Line Driver, 3-State  
Non-Inverting and Inverting**



**TRUTH TABLES**

Inputs			Outputs
$\overline{OE}_1$	$\overline{OE}_2$	A	Y
L	L	L	L
L	L	H	H
X	H	X	(Z)
H	X	X	(Z)

CD54/74HC, HCT365

Inputs			Outputs
$\overline{OE}_1$	$\overline{OE}_2$	A	Y
L	L	L	H
L	L	H	L
X	H	X	(Z)
H	X	X	(Z)

CD54/74HC, HCT366


L = LOW voltage level  
H = HIGH voltage level  
X = Don't care  
(Z) = High impedance (off) state

**Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$**

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Enable to/from HiZ	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	8 10	ns ns

**CD54/74HC367, CD54/74HCT367  
CD54/74HC368, CD54/74HCT368**

**Hex Buffer/Line Driver, 3-State  
Non-Inverting and Inverting**



**TRUTH TABLES**

Inputs		Outputs
$\overline{OE}$	A	Y
L	L	L
L	H	H
H	X	(Z)

CD54/74HC, HCT367

Inputs		Outputs
$\overline{OE}$	A	Y
L	L	H
L	H	L
H	X	(Z)

CD54/74HC, HCT368



L = LOW voltage level.  
H = HIGH voltage level.  
X = Don't care.  
(Z) = High impedance (off) state.

**Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$**

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Enable to/from HiZ	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	8 10	ns ns

CD54/74HC374, CD54/74HCT374,  
 CD54/74HC534, CD54/74HCT534  
 CD54/74HC564, CD54/74HCT564,  
 CD54/74HC574, CD54/74HCT574



## Octal D-Type Flip-Flop, 3-State Positive-Edge Trigger



### TRUTH TABLES

Inputs			Outputs
$\overline{OE}$	CP	Dn	Qn
L	↑	H	H
L	↑	L	L
L	L	X	Q0
H	X	X	Z

HC/HCT374, 574



Inputs			Outputs
$\overline{OE}$	CP	Dn	Qn
L	↑	H	L
L	↑	L	H
L	L	X	Q0
H	X	X	Z

HC/HCT534, 564

H = high level (steady state)  
 L = low level (steady state)  
 X = don't care  
 ↑ = transition from low to high level  
 Q0 = the level of Q before the indicated steady-state input conditions were established.  
 Z = high impedance

### Dynamic Electrical Characteristics @ $T_A = 25^\circ\text{C}$ , $V_{CC} = 5\text{V}$ , $t_r, t_f = 6\text{ns}$


Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Clock to Data	$C_L = 15\text{ pF}$	18	ns
		$C_L = 50\text{ pF}$	20	ns
	Enable to HiZ Enable from HiZ	$C_L = 15\text{ pF}$	12	ns
		$C_L = 50\text{ pF}$	15	ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$	60	MHz
		$C_L = 50\text{ pF}$	50	MHz



**CD54/74HC377  
CD54/74HCT377**

**Octal D-Type Flip-Flop with  
Data Enable**

**Positive-Edge Trigger**



**TRUTH TABLE**

Operating Mode	Inputs			Outputs
	CP	CE	D <sub>n</sub>	Q <sub>n</sub>
Load "1"	↑	l	h	H
Load "0"	↑	l	l	L
Hold (do nothing)	↑	h	X	no change
	X	H	X	no change


H = HIGH voltage level steady state.  
h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.  
L = LOW voltage level steady state.  
l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.  
X = Don't care.  
↑ = LOW-to-HIGH clock transition.

**Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns**

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Clock to Q	C <sub>L</sub> = 15 pF	18	ns
		C <sub>L</sub> = 50 pF	20	ns
f <sub>max</sub>	Maximum Clock Frequency	C <sub>L</sub> = 15 pF	60	MHz
		C <sub>I</sub> = 50 pF	50	MHz

**CD54/74HC384  
CD54/74HCT384**

**8-Bit Serial/Parallel Two's  
Compliment Multiplier**




**TRUTH TABLE**

Inputs						Internal	Outputs	Function
MR	CP	K	M	X	Y	$Y_{a-1}$	SP	
		L	L					Most Significant Multiplier Device
		CS	H					Devices Cascaded in Multiplier String
L				OP		L	L	Load New Multiplicand and Clear Internal Sum and Carry Registers
H								Device Enabled
H	↗				L	L	AR	Shift Sum Register
H	↗				L	H	AR	Add Multiplicand to Sum Register and Shift
H	↗				H	L	AR	Subtract Multiplicand from Sum Register and Shift
H	↗				H	H	AR	Shift Sum Register

↗ = LOW-to-HIGH transition  
 CS = Connected to SP output of high order device  
 OP = X latches open for new data  $i = 0.7$   
 AR = Output as required per Booth's algorithm

**CD54/74HC390**  
**CD54/74HCT390**

**Dual Decade Ripple Counter**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Clock to $Q_0$	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	60 50	MHz MHz

**CD54/74HC393**  
**CD54/74HCT393**

**Dual 4-Bit Binary Ripple Counter**






Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Clock to $Q_0$	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	60 50	MHz MHz

CD54/74HC533, CD54/74HCT533  
 CD54/74HC563, CD54/74HCT563,  
 CD54/74HC573, CD54/74HCT573

## Octal Transparent Latch, 3-State



### TRUTH TABLES

Inputs			Outputs
$\overline{OE}$	$\overline{LE}$	$D_n$	$Q_n$
L	H	H	L
L	H	L	H
L	L	X	Q0
H	X	X	Z

HC/HCT533, 563

Inputs			Outputs
$\overline{OE}$	$\overline{LE}$	$D_n$	$Q_n$
L	H	H	H
L	H	L	L
L	L	X	Q0
H	X	X	Z

HC/HCT573

H = high level (steady state)  
 L = low level (steady state)  
 X = don't care

Q0 = the level of Q before the indicated steady-state input conditions were established  
 Z = high impedance



Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Data to Q	$C_L = 15\text{ pF}$	13	ns
		$C_L = 50\text{ pF}$	15	ns
	LE to Q	$C_L = 15\text{ pF}$	18	ns
		$C_L = 50\text{ pF}$	20	ns
	Enable to HiZ	$C_L = 15\text{ pF}$	12	ns
	Enable from HiZ	$C_L = 50\text{ pF}$	15	ns

CD54/74HC540, CD54/74HCT540  
 CD54/74HC541, CD54/74HCT541

## Octal Buffer/Line Driver, 3-State

Inverting and Non-Inverting Outputs



### TRUTH TABLE

INPUTS			OUTPUTS	
$\overline{OE1}$	$\overline{OE2}$	D	HC/ HCT540	HC/ HCT541
L	L	H	L	H
H	X	X	Z	Z
X	H	X	Z	Z
L	L	L	H	L

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High impedance


Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output (CD54/74HC, HCT540)	$C_L = 15\text{ pF}$	8	ns
		$C_L = 50\text{ pF}$	10	ns
	Input to Output (CD54/74HC, HCT541)	$C_L = 15\text{ pF}$	10	ns
		$C_L = 50\text{ pF}$	12	ns
	Enable to HiZ Enable from HiZ	$C_L = 15\text{ pF}$	12	ns
		$C_L = 50\text{ pF}$	15	ns

CD54/74HC640, CD54/74HCT640  
 CD54/74HC643, CD54/74HCT643

# Octal Bus Transceiver, 3-State

Inverting and True/Inverting



TRUTH TABLE

CONTROL INPUTS		OPERATION	
$\bar{E}$	DIR	HC/HCT640	HC/HCT643
L	L	$\bar{B}$ DATA TO A BUS	B DATA TO A BUS
L	H	$\bar{A}$ DATA TO B BUS	$\bar{A}$ DATA TO B BUS
H	X	ISOLATION	ISOLATION


H = High level, L = Low level, X = Irrelevant

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Input to Output (Type 640 only)	$C_L = 15\text{ pF}$	10	ns
		$C_L = 50\text{ pF}$	12	ns
	Input to Output (A to B) (Type 643 only)	$C_L = 15\text{ pF}$	10	ns
		$C_L = 50\text{ pF}$	12	ns
Input to Output (B to A) (Type 643 only)	$C_L = 15\text{ pF}$	8	ns	
	$C_L = 50\text{ pF}$	10	ns	
	Enable to HiZ and Enable from HiZ	$C_L = 15\text{ pF}$	12	ns
		$C_L = 50\text{ pF}$	15	ns

CD54/74HC646, CD54/74HCT646  
 CD54/74HC648, CD54/74HCT648

## Octal Bus Transceiver/ Register, 3-State Non-Inverting and Inverting



TRUTH TABLE

INPUTS						DATA I/O*		OPERATION OR FUNCTION	
$\overline{OE}$	DIR	CAB	CBA	SAB	SBA	A0 THRU A7	B0 THRU B7	HC/HCT646	HC/HCT648
H	X	Hor	L	Hor	L	X	X	Isolation	Isolation
H	X	↑	↑	X	X	Input	Input	Store A and B Data	Store A and B Data
L	L	X	X	X	L	Output	Input	Real Time B Data to A Bus	Real Time $\overline{B}$ Data to A Bus
L	L	X	X	X	H	Output	Input	Stored B Data to A Bus	Stored $\overline{B}$ Data to A Bus
L	H	X	X	L	X	Input	Output	Real Time A Data to B Bus	Real Time $\overline{A}$ Data to B Bus
L	H	Hor	L	X	X	Input	Output	Stored A Data to B Bus	Stored $\overline{A}$ Data to B Bus

H = high level, L = low level, X = irrelevant ↑ = low-to-high-level transition


\*The data output functions may be enabled or disabled by various signals at the  $\overline{OE}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ ,  $t_r, t_f = 6\text{ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Clock to Bus	$C_L = 15\text{ pF}$	23	ns
		$C_L = 50\text{ pF}$	25	ns
	Bus to Bus	$C_L = 15\text{ pF}$	13	ns
		$C_L = 50\text{ pF}$	15	ns
Select to Bus	$C_L = 15\text{ pF}$	20	ns	
	$C_L = 50\text{ pF}$	22	ns	
Enable (Direction) to Hi Z Enable (Direction) from Hi Z	$C_L = 15\text{ pF}$	17	ns	
	$C_L = 50\text{ pF}$	20	ns	

# CD54/74HC670 CD54/74HCT670

## 4 x 4 Register File, 3-State



**WRITE MODE SELECT TABLE**

Operating Mode	Inputs		Internal Latches <sup>(a)</sup>
	WE	D <sub>n</sub>	
Write Data	L	L	L
	L	H	H
Data Latched	H	X	no change

**NOTE**

a. The Write Address (WA0 & WA1) to the "internal latches" must be stable while WE is LOW for conventional operation.

**READ MODE SELECT TABLE**

Operating Mode	Inputs		Outputs
	RE	Internal Latches <sup>(b)</sup>	Q <sub>n</sub>
Read	L	L	L
	L	H	H
Disabled	H	X	(Z)

**NOTE**

b. The Read Address (RA0 & RA1) changes to select the "internal latches" are not constrained by WE or RE operation.

H = HIGH voltage level  
L = LOW voltage level  
X = Don't care  
(Z) = High impedance "off" state


**Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns**

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Read to Output	C <sub>L</sub> = 15 pF	23	ns
		C <sub>L</sub> = 50 pF	25	ns
	Write to Output	C <sub>L</sub> = 15 pF	34	ns
		C <sub>L</sub> = 50 pF	36	ns
	Data to Output	C <sub>L</sub> = 15 pF	28	ns
		C <sub>L</sub> = 50 pF	30	ns



**CD54/74HC688**  
**CD54/74HCT688**

**8-Bit Magnitude Comparator**



**TRUTH TABLE**


INPUTS		$\overline{D = Q}$
DATA D, Q	ENABLE E	
D = Q	L	L
D > Q	L	H
D < Q	L	H
X	H	H

**Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$**

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input P to Output Input Q to Output Input G to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	13 15	ns ns

**CD54/74HC4002**  
**CD54/74HCT4002**

**Dual 4-Input NOR Gate**




**Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$**

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	10 12	ns ns

# CD54/74HC4015 CD54/74HCT4015

# Dual 4-Bit Serial-In/Parallel- Out Shift Register




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r$ ,  $t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: CP to $Q_n$	$C_L = 15\text{ pF}$	18	ns
		$C_L = 50\text{ pF}$	20	ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$	60	MHz
		$C_L = 50\text{ pF}$	50	MHz

# CD54/74HC4016, CD54/74HCT4016 CD54/74HC4066, CD54/74HCT4066

# Quad Bilateral Switch



TRUTH TABLE

$CP^\Delta$	D	MR	$Q_0$	$Q_n$
	0	0	0	$Q_n - 1$
	1	0	1	$Q_n - 1$
	X	0	$Q_0$	$Q_n$ (No Change)
X	X	1	0	0


$\Delta$  = LEVEL CHANGE  
X = DON'T CARE CASE

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r$ ,  $t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Sw. Input to Output	$C_L = 15\text{ pF}$	3	ns
		$C_L = 50\text{ pF}$	5	ns
	Turn-On Delay and Turn-Off Delay*	$C_L = 15\text{ pF}$	6	ns
		$C_L = 50\text{ pF}$	8	ns
$R_{ON}$	On-State Resistance	$R_L = 1\text{ K}\Omega$ $C_L = 50\text{ pF}$	200(4016)	$\Omega$
			50(4066)	$\Omega$

\*Turn-On measured 50% to 50%, Turn-Off measured 50% to 10%.

## CD54/74HC4017, CD54/74HCT4017



## Johnson Decade Counter with 10 Decoded Outputs

TRUTH TABLE


CP	$\overline{CE}$	MR	Decode Output = Qn
L	X	L	n
X	H	L	n
X	X	H	Q0
$\sim$	L	L	n + 1
$\sim$	X	L	n
X	$\sim$	L	n
H	$\sim$	L	n + 1

X = Don't Care If n < 5 Carry = H Otherwise = L

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: CP to Qn	$C_L = 15\text{ pF}$	28	ns
		$C_L = 50\text{ pF}$	30	ns
		$C_L = 15\text{ pF}$	28	ns
		$C_L = 50\text{ pF}$	30	ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$	60	MHz
		$C_L = 50\text{ pF}$	50	MHz

## CD54/74HC4024 CD54/74HCT4024



## 7-Stage Binary Ripple Counter

TRUTH TABLE

CLOCK	RESET	OUTPUT STATE
	L	No Change
	L	Advance to next state
X	H	All Outputs are low

H = high level (steady state)

L = low level (steady state)


X = don't care

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: CP to Q <sub>1</sub>	$C_L = 15\text{ pF}$	18	ns
		$C_L = 50\text{ pF}$	20	ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$	60	MHz
		$C_L = 50\text{ pF}$	50	MHz



**CD54/74HC4046**  
**CD54/74HCT4046**

**Phase-Locked Loop with VCO**



**CD54/74HC4049**  
**CD54/74HC4050**

**Hex High-to-Low Level Shifter**  
**Inverting and Non-Inverting**



**TRUTH TABLE**




Type	Data A	Output Y
CD54/74HC4049	0	1
	1	0
CD54/74HC4050	0	0
	1	1

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: (CD54/74HC4049)	$C_L = 15\text{ pF}$	8	ns
		$C_L = 50\text{ pF}$	10	ns
		$C_L = 15\text{ pF}$	6	ns
			$C_L = 50\text{ pF}$	8

**CD54/74HC/HCT4051 — 8-Channel**  
**CD54/74HC/HCT4052 — Dual 4-Channel**  
**CD54/74HC/HCT4053 — Triple 2-Channel**

## Analog Multiplexers/ Demultiplexers



### TRUTH TABLES

INPUT STATES				"ON" CHANNEL(S)
ENABLE	S2	S1	S0	
<b>CD54/74HC/HCT4051</b>				
0	0	0	0	A0
0	0	0	1	A1
0	0	1	0	A2
0	0	1	1	A3
0	1	0	0	A4
0	1	0	1	A5
0	1	1	0	A6
0	1	1	1	A7
1	X	X	X	NONE
<b>CD54/74HC/HCT4052</b>				
ENABLE	S1	S0		
0	0	0	A0, B0	
0	0	1	A1, B1	
0	1	0	A2, B2	
0	1	1	A3, B3	
1	X	X	NONE	
<b>CD54/74HC/HCT4053</b>				
ENABLE	S0 or S1 or S2			
0	0	A0 or B0 or C0		
0	1	A1 or B1 or C1		
1	X	NONE		


X = Don't care.

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $V_{EE} = 0\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: A to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	16 18	ns ns

# CD54/74HC4060 CD54/74HCT4060

# 14-Stage Binary Ripple Counter with Oscillator



TRUTH TABLE

Clock	MR	Output State
$\nearrow$	L	No Change
$\searrow$	L	Advance to next state
X	H	All Outputs are low


H = high level (steady state)  
L = low level (steady state)  
X = don't care

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: $\phi 0$ to $Q_1$	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	60 50	MHz MHz

# CD54/74HC4067 CD54/74HCT4067

# 16-Channel Analog Multiplexer/ Demultiplexer



TRUTH TABLE


S0	S1	S2	S3	$\overline{E}$	Selected Channel
X	X	X	X	1	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Address to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	15 17	ns ns

**CD54/74HC4075  
CD54/74HCT4075**

**Triple 3-Input OR Gate**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$	10	ns
		$C_L = 50\text{ pF}$	12	ns

**CD54/74HC4094  
CD54/74HCT4094**

**8-Stage Shift-and-Store  
Bus Register**




Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$	18	ns
		$C_L = 50\text{ pF}$	20	ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$	60	MHz
		$C_L = 50\text{ pF}$	50	MHz

# CD54/74HC4511 CD54/74HCT4511

# BCD-To-7 Segment Latch/ Decoder/Driver



TRUTH TABLE

PE	BL	LT	D	C	B	A	a	b	c	d	e	f	g	Display
X	X	0	X	X	X	X	1	1	1	1	1	1	1	8
X	0	1	X	X	X	X	0	0	0	0	0	0	0	Blank
0	1	1	0	0	0	0	1	1	1	1	1	1	0	0
0	1	1	0	0	0	1	0	1	1	0	0	0	0	1
0	1	1	0	0	1	0	1	1	0	1	1	0	1	2
0	1	1	0	0	1	1	1	1	1	1	0	0	1	3
0	1	1	0	1	0	0	0	1	1	0	0	1	1	4
0	1	1	0	1	0	1	1	0	1	1	0	1	1	5
0	1	1	0	1	1	0	0	0	1	1	1	1	1	6
0	1	1	0	1	1	1	1	1	1	0	0	0	0	7
0	1	1	1	0	0	0	1	1	1	1	1	1	1	8
0	1	1	1	0	0	1	1	1	1	0	0	1	1	9
0	1	1	1	0	1	0	0	0	0	0	0	0	0	Blank
0	1	1	1	0	1	1	0	0	0	0	0	0	0	Blank
0	1	1	1	1	0	0	0	0	0	0	0	0	0	Blank
0	1	1	1	1	0	1	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	0	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	1	0	0	0	0	0	0	0	Blank
1	1	1	X	X	X	X				*				*

X = Don't Care.

\*Depends on BCD code previously applied when  $\overline{PE} = 0$ .

Note: Display is blank for all illegal input codes (BCD > 1001).


### Dynamic Electrical Characteristics @ $T_A = 25^\circ\text{C}$ , $V_{CC} = 5\text{ V}$ , $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	20 22	ns ns



CD54/74HC4514, CD54/74HCT4514  
 CD54/74HC4515, CD54/74HCT4515

## 4-to-16 Line Decoder/Demultiplexer with Input Latches



DECODE TRUTH TABLE (LE = 1)

ENABLE	DECODER INPUTS				ADDRESSED OUTPUT 4514 = Logic 1 (High) 4515 = Logic 0 (Low)
	A3	A2	A1	A0	
0	0	0	0	0	Y0
0	0	0	0	1	Y1
0	0	0	1	0	Y2
0	0	0	1	1	Y3
0	0	1	0	0	Y4
0	0	1	0	1	Y5
0	0	1	1	0	Y6
0	0	1	1	1	Y7
0	1	0	0	0	Y8
0	1	0	0	1	Y9
0	1	0	1	0	Y10
0	1	0	1	1	Y11
0	1	1	0	0	Y12
0	1	1	0	1	Y13
0	1	1	1	0	Y14
0	1	1	1	1	Y15
1	X	X	X	X	All Outputs = 0, 4514 All Outputs = 1, 4515

X = Don't Care

Logic 1 = High


Logic 0 = Low

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Data to Output	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	23 25	ns ns

**CD54/74HC/HCT4518 — Dual Synchronous  
BCD Counters**  
**CD54/74HC/HCT 4520 — Dual 4-Bit  
Synchronous Binary Counters**

**Dual Synchronous Counter**



**TRUTH TABLE**

CLOCK (CP)	ENABLE (E)	RESET (MR)	ACTION
	1	0	Increment Counter
0		0	Increment Counter
	X	0	No Change
X		0	No Change
	0	0	No Change
1		0	No Change
X	X	1	Q0 thru Q3 = 0


X = Don't Care      1 = High State      0 = Low State

**Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$**

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: CP to $Q_n$	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	20 22	ns ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	60 50	MHz MHz

**CD54/74HC4538  
CD54/74HCT4538**

**Dual Retriggerable Precision  
Monostable Multivibrator**




**TRUTH TABLE**

Inputs			Outputs	
Clear	A	$\bar{B}$	Q	$\bar{Q}$
L	X	X	L	H
X	H	X	L	H
X	X	L		
H	L	$\downarrow$		
H	$\uparrow$	H		

H = High Level  
L = Low Level  
 $\uparrow$  = Transition from Low to High  
 $\downarrow$  = Transition from High to Low  
 = One High Level Pulse  
 = One Low Level Pulse  
X = Irrelevant

# CD54/74HC4543 CD54/74HCT4543

# BCD-to-7 Segment Latch/ Decoder/Driver for Liquid Crystal Displays



TRUTH TABLE

INPUT CODE							OUTPUT STATE						DISPLAY CHARACTER	
$\overline{LE}$	Phase	Blanking*	D	C	B	A	a	b	c	d	e	f		g
X	1	0	X	X	X	X	0	0	0	0	0	0	0	Blank
1	0	0	0	0	0	0	1	1	1	1	1	1	0	0
1	0	0	0	0	0	1	0	1	1	0	0	0	0	1
1	0	0	0	0	1	0	1	1	0	1	1	0	1	2
1	0	0	0	0	1	1	1	1	1	1	0	0	1	3
1	0	0	0	1	0	0	0	1	1	0	0	1	1	4
1	0	0	0	1	0	1	1	0	1	1	0	1	1	5
1	0	0	0	1	1	0	1	0	1	1	1	1	1	6
1	0	0	0	1	1	1	1	1	1	0	0	0	0	7
1	0	0	1	0	0	0	1	1	1	1	1	1	1	8
1	0	0	1	0	0	1	1	1	1	1	0	1	1	9
1	0	0	1	0	1	0	0	0	0	0	0	0	0	Blank
1	0	0	1	0	1	1	0	0	0	0	0	0	0	Blank
1	0	0	1	1	0	0	0	0	0	0	0	0	0	Blank
1	0	0	1	1	1	1	0	0	0	0	0	0	0	Blank
0	0	0	X	X	X	X	**						**	
†	†	†	†				Inverse of Output Combinations Above						Display as above	

X = Don't care. † = Above combinations.

\* = For liquid-crystal readouts, apply a square wave to PHASE.

For common cathode LED readouts, select PHASE = 0.

For common anode LED readouts, select PHASE = 1.

\*\* = Depends upon the BCD code previously applied when  $\overline{LE} = 1$ .


### Dynamic Electrical Characteristics @ $T_A = 25^\circ\text{C}$ , $V_{CC} = 5\text{ V}$ , $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: Input to Output*	$C_L = 15\text{ pF}$ $C_L = 50\text{ pF}$	18 20	ns ns

\*Standard output only.

CD54/74HC/HCT40102 — 8-Bit Synchronous  
BCD Down Counter  
CD54/74HC/HCT40103 — 8-Bit Binary Down  
Counter

## 8-Bit Down Counter



TRUTH TABLE

CONTROL INPUTS				PRESET MODE	ACTION
MR	PL	PE	TE		
1	1	1	1	Synchronous	Inhibit counter
1	1	1	0		Count Down
1	1	0	X		Preset on next positive clock transition
1	0	X	X	Asynchronous	Preset asynchronously
0	X	X	X		Clear to maximum count


- NOTES: 1. 0 = Low level  
1 = High level  
X = Don't care
2. Clock connected to clock input
3. Synchronous operation: changes occur on negative-to-positive clock transitions
4. P0-P7 inputs: 40102 BCD; MSD = P7, LSD = P0  
40103 Binary; MSB = P7, LSB = P0

Dynamic Electrical Characteristics @  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $t_r, t_f = 6\text{ ns}$

Symbol	Parameter	Test Conditions	Typical	Units
$t_{PHL}/t_{PLH}$	Propagation Delay: CP to TC	$C_L = 15\text{ pF}$	23	ns
		$C_L = 50\text{ pF}$	25	ns
$f_{max}$	Maximum Clock Frequency	$C_L = 15\text{ pF}$	60	MHz
		$C_L = 50\text{ pF}$	50	MHz

**CD54/74HC40104  
CD54/74HCT40104**

**4-Bit Bidirectional Universal  
Shift Register, 3-State**



TRUTH TABLE


CP	MODE SELECT		OE	ACTION
	S <sub>0</sub>	S <sub>1</sub>		
	0	0	1	Reset
	1	0	1	Shift right (Q <sub>0</sub> toward Q <sub>3</sub> )
	0	1	1	Shift left (Q <sub>3</sub> toward Q <sub>0</sub> )
	1	1	1	Parallel load
X	X	X	0	Operations occur as shown above, but outputs assume high impedance

Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns

Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Clock to Output	C <sub>L</sub> = 15 pF	18	ns
		C <sub>L</sub> = 50 pF	20	ns
	Enable to HiZ Enable from HiZ	C <sub>L</sub> = 15 pF	12	ns
		C <sub>L</sub> = 50 pF	15	ns

**CD54/74HC40105  
CD54/74HCT40105**

**4-Bits x 16 Words  
FIFO Register**



Dynamic Electrical Characteristics @ T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, t<sub>r</sub>, t<sub>f</sub> = 6 ns


Symbol	Parameter	Test Conditions	Typical	Units
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation Delay: Output Enable to/from HiZ	C <sub>L</sub> = 15 pF	12	ns
		C <sub>L</sub> = 50 pF	15	ns
	Shift Out to Data Out	C <sub>L</sub> = 15 pF	21	ns
		C <sub>L</sub> = 50 pF	23	ns
f <sub>max</sub>	Maximum Clock Frequency	C <sub>L</sub> = 15 pF	60	MHz
		C <sub>L</sub> = 50 pF	50	MHz

---

## Dimensional Outlines

# Dimensional Outlines

## Dual-In-Line Plastic and Frit-Seal Ceramic Packages



**NOTES:**

- Refer to JEDEC Publication No. 95 for Rules for Dimensioning Axial Lead Product Outlines.
- 1. When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
- 2. Leads within 0.005" (0.127 mm) radius of True Position (TP) at gauge plane with maximum material condition.
- 3.  $e_A$  applies in zone  $L_2$  when unit is installed.
- 4. Applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6.  $N_1$  is the quantity of allowable missing leads.

**(E) and (F) SUFFIXES (JEDEC MO-001-AB)**  
**14-Lead Dual-In-Line**  
**Plastic or Frit-Seal Ceramic Package**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.050	0.065		1.27	1.65
C	0.008	0.012	1	0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
$\alpha$	0°	15°	4	0°	15°
N	14		5	14	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

92SS-4296R3

**(E) and (F) SUFFIXES (JEDEC MO-015-AA)**  
**24-Lead Dual-In-Line Plastic or**  
**Frit-Seal Ceramic Package**


SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.250		3.10	6.30
A <sub>1</sub>	0.020	0.070		0.51	1.77
B	0.016	0.020		0.407	0.508
B <sub>1</sub>	0.028	0.070		0.72	1.77
C	0.008	0.012	1	0.204	0.304
D	1.20	1.29		30.48	32.76
E	0.600	0.625		15.24	15.87
E <sub>1</sub>	0.515	0.580		13.09	14.73
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.600 TP		2, 3	15.24 TP	
L	0.100	0.200		2.54	5.00
L <sub>2</sub>	0.000	0.030		0.00	0.76
$\alpha$	0°	15°	4	0°	15°
N	24		5	24	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.040	0.100		1.02	2.54

92CS26938R3



# Dimensional Outlines

## Dual-In-Line Plastic and Frit-Seal Ceramic Packages



(E) and (F) SUFFIXES (JEDEC MS-001)  
16-Lead Dual-In-Line  
Plastic or Frit-Seal Ceramic Package

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	—	0.210	10	—	5.33
A <sub>1</sub>	0.015	—	10	0.39	—
A <sub>2</sub>	0.115	0.195		2.93	4.95
B	0.014	0.022		0.356	0.558
B <sub>1</sub>	0.045	0.070	3	1.15	1.77
C	0.008	0.015		0.204	0.381
D	0.745	0.840	4	18.93	21.33
D <sub>2</sub>	0.005	—	5	0.13	—
E	0.300	0.325	6	7.62	8.25
E <sub>1</sub>	0.240	0.280	7, 8	6.10	7.11
e <sub>1</sub>	0.090	0.110	9	2.29	2.79
e <sub>A</sub>	0.300 TP		10	7.62 TP	
e <sub>B</sub>	—	0.410	11	—	10.41
L	0.115	0.150	10	2.93	3.81
N	16		12	16	
S	—	—	13	—	—


92CM-34834R1

### NOTES:

1. Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines.
2. Protrusions (flash) on the base plane surface shall not exceed .25 mm (.010 in.).
3. The dimension shown is for full leads. "Half" leads are optional at lead positions 1, N,  $\frac{N}{2}$ ,  $\frac{N}{2} + 1$ .
4. Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed .25 mm (.010 in.).
5. This dimension is controlling when a particular combination of body length, lead width and lead spacing dimensions would allow lead material to overhang the ends of the package.
6. E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
7. Dimension E<sub>1</sub> does not include mold flash or protrusions.
8. Package body and leads shall be symmetrical around center line shown in end view within .25 mm (.010 in.).
9. Lead spacing e<sub>1</sub> shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
10. This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within .25 mm (.010 in.) diameter for dimension e<sub>A</sub>.
11. e<sub>B</sub> is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
12. N is the maximum number of lead positions.
13. Dimension S at the left end of the package must equal dimension S at the right end of the package within .76 mm (.030 in.).

# Dimensional Outlines

## Dual-In-Line Plastic and Frit-Seal Ceramic Packages



**NOTES:**

1. Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines.
2. Protrusions (flash) on the base plane surface shall not exceed .25 mm (.010 in.).
3. The dimension shown is for full leads. "Half" leads are optional at lead positions 1, N,  $\frac{N}{2}$ ,  $\frac{N}{2} + 1$ .
4. Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed .25 mm (.010 in.).

5. This dimension is controlling when a particular combination of body length, lead width and lead spacing dimensions would allow lead material to overhang the ends of the package.
6. E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
7. Dimension E<sub>1</sub> does not include mold flash or protrusions.
8. Package body and leads shall be symmetrical around center line shown in end view within .25 mm (.010 in.).
9. Lead spacing e<sub>1</sub> shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
10. This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within .25 mm (.010 in.) diameter for dimension e<sub>A</sub>.
11. e<sub>g</sub> is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
12. N is the maximum number of lead positions.
13. Dimension S at the left end of the package must equal dimension S at the right end of the package within .76 mm (.030 in.).

**(E) SUFFIX**

**20-Lead Dual-In-Line Plastic Package**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	—	0.210	10	—	5.33
A <sub>1</sub>	0.010	—	10	0.254	—
A <sub>2</sub>	0.115	0.195		2.93	4.95
B	0.014	0.022		0.356	0.558
B <sub>1</sub>	0.045	0.070	3	1.15	1.77
C	0.008	0.015		0.204	0.381
D	0.925	1.040	4	23.49	26.42
D <sub>2</sub>	0.005	—	5	0.13	—
E	0.300	0.325	6	7.62	8.25
E <sub>1</sub>	0.240	0.280	7, 8	6.10	7.11
e <sub>1</sub>	0.090	0.110	9	2.29	2.79
e <sub>A</sub>	0.300 TP		10	7.62 TP	
e <sub>B</sub>	—	0.410	11	—	10.41
L	0.115	0.150	10	2.93	3.81
N	20		12	20	
S	—	—	13	—	—

92CM-35136

**(F) SUFFIX**

**20-Lead Dual-In-Line Frit-Seal Ceramic Package**

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	—	0.210	10	—	5.33
A <sub>1</sub>	0.015	—	10	0.39	—
A <sub>2</sub>	0.145	0.175		3.68	4.44
B	0.014	0.022		0.356	0.558
B <sub>1</sub>	0.045	0.070	3	1.15	1.77
C	0.008	0.015		0.204	0.381
D	0.942	0.990	4	23.93	25.15
D <sub>2</sub>	0.005	—	5	0.13	—
E	0.300	0.325	6	7.62	8.25
E <sub>1</sub>	—	0.310	7, 8	—	7.87
e <sub>1</sub>	0.090	0.110	9	2.29	2.79
e <sub>A</sub>	0.300 TP		10	7.62 TP	
e <sub>B</sub>	—	0.410	11	—	10.41
L	0.115	0.150	10	2.93	3.81
N	20		12	20	
S	—	—	13	—	—

92CM-35137



**RCA Sales Offices,  
Manufacturers' Representatives and  
Authorized Distributors**

## RCA Sales Offices U.S. and Canada

<b>U.S.</b>	<b>ALABAMA</b> RCA 303 Williams Avenue, Suite 133 303 Williams Avenue, Huntsville, AL 35801 Tel: (205) 533-5200	<b>INDIANA</b> RCA 9240 N. Meridian Street, Suite 102, Indianapolis, IN 46260 Tel: (317) 267-6375	<b>OHIO</b> RCA 6600 Busch Blvd., Suite 110, Columbus, OH 43229 Tel: (614) 436-0036
<b>ARIZONA</b> RCA 6900 E. Camelback Road, Suite 460, Scottsdale, AZ 85251 Tel: (602) 947-7235	<b>KANSAS</b> RCA 8900 Indian Creek Parkway, Suite 410, Overland Park, KS 66210 Tel: (913) 642-7656	<b>TENNESSEE</b> RCA 1111 Northshore Drive, Northshore Center 2, Suite 405, Knoxville, TN 37919 Tel: (615) 588-2467	<b>TEXAS</b> RCA Center 4230 LBJ at Midway Road Town No. Plaza, Suite 121 Dallas, TX 75234 Tel: (214) 661-3515
<b>CALIFORNIA</b> RCA 4546 El Camino Real, Los Altos, CA 94022 Tel: (415) 948-8996	<b>MASSACHUSETTS</b> RCA 20 William Street, Wellesley, MA 02181 Tel: (617) 237-7970	<b>VIRGINIA</b> RCA 1901 N. Moore Street Arlington, VA 22209 Tel: (703) 558-4161	
<b>FLORIDA</b> RCA 4827 No. Sepulveda Blvd., Suite 420, Sherman Oaks, CA 91403 Tel: (213) 468-4200	<b>MICHIGAN</b> RCA 30400 Telegraph Road, Suite 440, Birmingham, MI 48010 Tel: (313) 644-1151	<b>Canada</b>	<b>Alberta</b> RCA Inc. 6303 30th Street, SE, Calgary, Alberta T2C 1R4 Tel: (403) 279-3384
<b>COLORADO</b> RCA Corp. 6767 So. Spruce Street Englewood, CO 80112 Tel: (303) 740-8441	<b>MINNESOTA</b> RCA 6750 France Avenue, So., Suite 122, Minneapolis, MN 55435 Tel: (612) 929-0676	<b>Ontario</b> RCA Inc. 1 Vulcan Street, Rexdale, Ontario M9W 1L3 Tel: (416) 247-5491	<b>Quebec</b> RCA Inc. 21001 Trans-Canada Highway, St. Anne-de-Bellevue, Quebec H9X 3L3 Tel: (514) 457-2185
<b>ILLINOIS</b> RCA 2700 River Road, Des Plaines IL 60018 Tel: (312) 391-4380	<b>NEW JERSEY</b> RCA 1998 Springdale Road, Cherry Hill, NJ 08003 Tel: (609) 338-5042		
	<b>NEW YORK</b> RCA 160 Perinton Hill Office Park Fairport, NY 14450 Tel: (716) 223-5240		
		<b>Sweden</b>	<b>RCA International LTD</b> Box 3047, Hagalundsgatan 8 171 03 Solna 3 Tel: 08/83 42 25
<b>Europe</b>		<b>U.K.</b>	<b>RCA LTD</b> Lincoln Way, Windmill Road Sunbury-on-Thames Middlesex TW16 7HW Tel: 093 27 85511
<b>Belgium</b>	<b>RCA S.A.</b> Mercure Centre, Rue de la Fusee 100, 1130 Bruxelles Tel: 02/720.89.80	<b>Italy</b>	
<b>France</b>	<b>RCA S.A.</b> 2-4 Avenue de L'Europe 78140 Velizy Tel: (3) 946.56.56	<b>RCA GmbH</b> Justus-von-Liebig-Ring 10 2085 Quickborn West Germany Tel: 04106/613-0	
<b>Germany</b>	<b>RCA GmbH</b> Pfungstrosenstrasse 29, 8000 Munchen 70 West Germany Tel: 089/7143047-49	<b>RCA SpA</b> Piazza San Marco 1 20121 Milano Tel: (02) 65.97.048-051	
<b>Asia Pacific</b>		<b>Singapore</b>	<b>RCA Corporation</b> Solid State Division, 7th Floor, 97 Nanking East Road, Section 2 Taipei Tel: (02) 521-8537
<b>Hong Kong</b>	<b>RCA International, Ltd.</b> 13th Floor, Fourseas Bldg. 208-212 Nathan Road Tsimshatsui, Kowloon Tel: 852-3-7236339	<b>Taiwan</b>	
		<b>Mexico</b>	<b>RCA S.A. de C.V./</b> Solid State Div., Avenida Cuitlahuac 2519, Apartado Postal 17-570, Mexico 16, D.F. Tel: (905) 399-7228
<b>Latin America</b>		<b>Brazil</b>	
<b>Argentina</b>	<b>Ramiro E. Podetti Reps.</b> P.O. Box 4622 Buenos Aires 1000 Tel: 393-4029	<b>RCA Solid State Limitada</b> Av. Brig Faria Lima 1476 7th Floor, Sao Paulo 01452 Tel: 210-4033	

---

## RCA Manufacturers' Representatives

### Alabama

**CSR Electronics**  
7272-E2 Arcadia Ci. N.W.  
Huntsville, AL 35801  
Tel: (205) 533-2444

### Arizona

**Thom Luke Sales, Inc.**  
2940 North 67th Place  
Suite H  
Scottsdale, AZ 85251  
Tel: (602) 941-1901

### California

**CK Associates**  
8333 Clairmont Mesa Blvd.  
Suite 105  
San Diego, CA 92111  
Tel: (714) 279-0420

### Connecticut

**New England Technical Sales (NETS)**  
240 Pomeroy Avenue  
Meriden, CT 06450  
Tel: (203) 237-8827

### Florida

**G.F. Bohman Assoc., Inc.**  
130 N. Park Avenue  
Apopka, FL 32703  
Tel: (305) 886-1882  
**G.F. Bohman Assoc., Inc.**  
2020 W. McNab Road  
Ft. Lauderdale, FL 33309  
Tel: (305) 979-0008

### Georgia

**CSR Electronics**  
1530 Dunwoody Village Pkwy.  
Suite 110  
Atlanta, GA 30338  
Tel: (404) 396-3720

### Kansas

**Electri-Rep**  
7070 W. 107th Street  
Suite 160  
Overland Park, KS 66212  
Tel: (913) 649-2168

### Massachusetts

**New England Technical Sales (NETS)**  
135 Cambridge Street  
Burlington, MA 01803  
Tel: (617) 272-0434

### Minnesota

**Comprehensive Technical Sales**  
8053 Bloomington Freeway  
Minneapolis, MN 55420  
Tel: (612) 888-7011

### New Jersey

**Astrorep, Inc.**  
717 Convery Blvd.  
Perth Amboy, NJ 08861  
Tel: (201) 826-8050

### New York

**Astrorep, Inc.**  
103 Cooper Street  
Babylon, L.I., NY 11704  
Tel: (516) 422-2500

### North Carolina

**CSR Electronics**  
4208 Six Forks Road  
Suite 305  
Raleigh, NC 27609  
Tel: (919) 787-2137

### Ohio

**Lyons Corporation**  
4812 Frederick Road  
Suite 101  
Dayton, OH 45414  
Tel: (513) 278-0714

### Lyons Corporation

4615 W. Streetsboro Road  
Richfield, OH 44286  
Tel: (216) 659-9224

### South Carolina

**CSR Electronics**  
1506 Winding Way  
So. Carolina  
Taylors, SC 29687  
Tel: (803) 292-2388

### Texas

**Southern States Marketing**  
400 E. Anderson Lane  
Suite 218-6  
Austin, TX 78752  
Tel: (512) 452-9459

**Southern States Marketing**  
9730 Townpark Drive #105  
Houston, TX 77036  
Tel: (713) 988-0991  
TWX: 910-881-1630

**Southern States Marketing**  
1142 Rockingham  
Suite 106  
Richardson, TX 75080  
Tel: (214) 238-7500  
TWX: 910-860-5138

### Utah

**Simpson Assocs.**  
7324 So. 1300 E.  
Suite 350  
Midvale, UT 84047  
Tel: (801) 566-3691

### Washington

**Vantage Corp.**  
300 120th Avenue N.E.  
Bldg. 7, Suite 207  
Bellevue, WA 98005  
Tel: (206) 455-3460

## RCA Authorized Distributors U.S. and Canada

### U.S.

#### ALABAMA

**Hamilton Avnet Electronics**  
4692 Commercial Drive, NW  
Huntsville, AL 35805  
Tel: (205) 837-7210

#### ARIZONA

**Hamilton Avnet Electronics**  
505 South Madison Drive  
Tempe, AZ 85281  
Tel: (602) 231-5100

**Kierulff Electronics, Inc.**  
4134 East Wood Street  
Phoenix, AZ 85040  
Tel: (602) 243-4101

**Kierulff Electronics, Inc.**  
1806 West Grant Road, Suite 102,  
Tucson, AZ 85705  
Tel: (602) 624-9986

**Sterling Electronics, Inc.**  
2001 East University Drive,  
Phoenix, AZ 85034  
Tel: (602) 258-4531

**Wyle Distribution Group**  
8155 North 24th Avenue  
Phoenix, AZ 85021  
Tel: (602) 249-2232

#### CALIFORNIA

**Arrow Electronics, Inc.**  
9511 Ridge Haven Court  
San Diego, CA 92123  
Tel: (714) 565-6928

**Arrow Electronics, Inc.**  
521 Weddell Drive  
Sunnyvale, CA 94086  
Tel: (408) 745-6600

**Arrow Electronics, Inc.**  
19748 Dearborn Street  
North Ridge Business Center  
Chatsworth, CA 91311  
Tel: (213) 701-7500

**Avnet Electronics**  
350 McCormick Avenue  
Costa Mesa, CA 92626  
Tel: (714) 754-6051

**Avnet Electronics**  
21050 Erwin Street  
Woodland Hills, CA 91367  
Tel: (213) 884-3333

**Hamilton Avnet Electronics**  
3170 Pullman Street  
Costa Mesa, CA 92626  
Tel: (714) 641-4107

**Hamilton Avnet Electronics**  
1175 Bordeaux Drive  
Sunnyvale, CA 94086  
Tel: (408) 743-3300

**Hamilton Avnet Electronics**  
4545 Viewridge Avenue  
San Diego, CA 92123  
Tel: (714) 571-7510

**Hamilton Electro Sales**  
10912 W. Washington Blvd.  
Culver City, CA 90230  
Tel: (213) 558-2121

**Hamilton Avnet Electronics**  
4103 Northgate Boulevard,  
Sacramento, CA 95834  
Tel: (916) 920-3150

**Kierulff Electronics, Inc.**  
2585 Commerce Way  
Los Angeles, CA 90040  
Tel: (213) 725-0325

**Kierulff Electronics, Inc.**  
3969 E. Bayshore Road  
Palo Alto, CA 94303  
Tel: (415) 968-6292

**Kierulff Electronics, Inc.**  
8797 Balboa Avenue  
San Diego, CA 92123  
Tel: (714) 278-2112

**Kierulff Electronics, Inc.**  
14101 Franklin Avenue  
Tustin, CA 92680  
Tel: (714) 731-5711

**Schweber Electronics Corp.**  
17822 Gillette Avenue  
Irvine, CA 92714  
Tel: (714) 863-0200

**Schweber Electronics Corp.**  
3110 Patrick Henry Drive  
Santa Clara, CA 95050  
Tel: (408) 748-4700

**Wyle Distribution Group**  
124 Maryland Avenue  
El Segundo, CA 90245  
Tel: (213) 322-8100

**Wyle Distribution Group**  
9525 Chesapeake Drive  
San Diego, CA 92123  
Tel: (714) 565-9171

**Wyle Distribution Group**  
3000 Bowers Avenue  
Santa Clara, CA 95052  
Tel: (408) 727-2500

**Wyle Distribution Group**  
17872 Cowan Avenue  
Irvine, CA 92714  
Tel: (714) 863-9953

**Wyle Distribution Group**  
18910 Teller Avenue  
Irvine, CA 92715  
Tel: (714) 851-9958

#### COLORADO

**Arrow Electronics Inc.**  
1390 So. Potomac Street  
Suite 136  
Aurora, CO 80012  
Tel: (303) 696-1111

**Hamilton Avnet Electronics**  
8765 E. Orchard Road, Suite  
708, Englewood, CO 80111  
Tel: (303) 740-1000

**Kierulff Electronics, Inc.**  
10890 East 47th Avenue  
Denver, CO 80239  
Tel: (303) 371-6500

**Kierulff Electronics, Inc.**  
7060 So. Tucson Way  
Englewood, CO 80112  
Tel: (303) 790-4444

**Wyle Distribution Group**  
451 East 124th Avenue  
Thornton, CO 80241  
Tel: (303) 457-9953

#### CONNECTICUT

**Arrow Electronics, Inc.**  
12 Beaumont Road  
Wallingford, CT 06492  
Tel: (203) 265-7741

**Hamilton Avnet Electronics**  
Commerce Drive, Commerce  
Industrial Park,  
Danbury, CT 06810  
Tel: (203) 797-2800

**Kierulff Electronics, Inc.**  
169 North Plains Industrial Road  
Wallingford, CT 06492  
Tel: (203) 265-1115

**Schweber Electronics Corp.**  
Finance Drive,  
Commerce Industrial Park,  
Danbury, CT 06810  
Tel: (203) 792-3500

#### FLORIDA

**Arrow Electronics, Inc.**  
1001 NW 62nd Street, Suite  
108, Ft. Lauderdale, FL 33309  
Tel: (305) 776-7790

**Arrow Electronics, Inc.**  
50 Woodlake Dr., West-Bldg. B  
Palm Bay, FL 32905  
Tel: (305) 725-1480

**\*Chip Supply**  
1607 Forsythe Road  
Orlando, FL 32807  
Tel: (305) 275-3810

**Hamilton Avnet Electronics**  
6801 NW 15th Way  
Ft. Lauderdale, FL 33068  
Tel: (305) 971-2900

**Hamilton Avnet Electronics**  
3197 Tech Drive, No.  
St. Petersburg, FL 33702  
Tel: (813) 576-3930

**Kierulff Electronics, Inc.**  
3247 Tech Drive  
St. Petersburg, FL 33702  
Tel: (813) 576-1966

**Milgray Electronics, Inc.**  
1850 Lee World Center  
Suite 104  
Winter Park, FL 32789  
Tel: (305) 647-5747

**Schweber Electronics Corp.**  
2830 North 28th Terrace  
Hollywood, FL 33020  
Tel: (305) 927-0511

#### GEORGIA

**Arrow Electronics, Inc.**  
2979 Pacific Drive  
Norcross, GA 30071  
Tel: (404) 449-8252

**Hamilton Avnet Electronics**  
5825D Peach Tree Corners  
Norcross, GA 30092  
Tel: (404) 447-7503

**Schweber Electronics Corp.**  
303 Research Drive  
Suite 210  
Norcross, GA 30092  
Tel: (404) 449-9170

#### ILLINOIS

**Arrow Electronics, Inc.**  
2000 Algonquin Road  
Schaumburg, IL 60193  
Tel: (312) 397-3440

\*Chip distributor only.

## RCA Authorized Distributors U.S. and Canada (Cont'd)

### U.S. ILLINOIS

**Hamilton Avnet Electronics**  
1130 Thorndale Avenue  
Bensenville, IL 60106  
Tel: (312) 860-7700

**Kierulff Electronics, Inc.**  
1536 Landmeier Road  
Elk Grove Village, IL 60007  
Tel: (312) 640-0200

**Newark Electronics**  
500 North Pulaski Road  
Chicago, IL 60624  
Tel: (312) 638-4411

**Schweber Electronics Corp.**  
904 Cambridge Drive  
Elk Grove Village, IL 60007  
Tel: (312) 364-3750

### INDIANA

**Arrow Electronics, Inc.**  
2718 Rand Road  
Indianapolis, IN 46241  
Tel: (317) 243-9353

**Graham Electronics Supply, Inc.**  
133 S. Pennsylvania Street  
Indianapolis, IN 46204  
Tel: (317) 634-8202

**Hamilton Avnet Electronics, Inc.**  
485 Gradle Drive  
Carmel, IN 46032  
Tel: (317) 844-9333

### KANSAS

**Hamilton Avnet Electronics**  
9219 Quivira Road  
Overland Park, KS 66215  
Tel: (913) 888-8900

**Milgray Electronics, Inc.**  
6901 W. 63rd Street  
Overland Park, KS 66215  
Tel: (913) 236-8800

### LOUISIANA

**Sterling Electronics, Inc.**  
3005 Harvard St., Suite 101  
Metairie, LA 70002  
Tel: (504) 887-7610

### MARYLAND

**Arrow Electronics, Inc.**  
4801 Benson Avenue  
Baltimore, MD 21227  
Tel: (301) 247-5200

**Hamilton Avnet Electronics**  
6822 Oakhill Lane  
Columbia, MD 21045  
Tel: (301) 995-3500

**Pyttronic Industries, Inc.**  
Baltimore/Washington Ind.Pk.  
8220 Wellmoor Court  
Savage, MD 20863  
Tel: (301) 792-0780

**Schweber Electronics Corp.**  
9218 Gaithers Road  
Gaithersburg, MD 20877  
Tel: (301) 840-5900

**Zebra Electronics, Inc.**  
2400 York Road  
Timonium, MD 21093  
Tel: (301) 252-6576

### MASSACHUSETTS

**Arrow Electronics, Inc.**  
Arrow Drive  
Woburn, MA 01801  
Tel: (617) 933-8130

**Hamilton Avnet Electronics**  
50 Tower Office Park  
Woburn, MA 01801  
Tel: (617) 935-9700

**\*Hybrid Components Inc.**  
140 Elliot Street  
Beverly, MA 01915  
Tel: (617) 927-5820

**Kierulff Electronics, Inc.**  
13 Fortune Drive  
Billerica, MA 01821  
Tel: (617) 667-8331

**A. W. Mayer Co.**  
34 Linnell Circle  
Billerica, MA 01821  
Tel: (617) 229-2255

**Schweber Electronics Corp.**  
25 Wiggins Avenue  
Bedford, MA 01730  
Tel: (617) 275-5100

### \*Sertech

One Peabody Street  
Salem, MA 01970  
Tel: (617) 745-2450

**Sterling Electronics, Inc.**  
411 Waverly Oaks Road  
Waltham, MA 02154  
Tel: (617) 894-6200

### MICHIGAN

**Arrow Electronics, Inc.**  
3810 Varsity Drive  
Ann Arbor, MI 48104  
Tel: (313) 971-8220

**Hamilton Avnet Electronics**  
2215 29th Street  
Grand Rapids, MI 49503  
Tel: (616) 243-8805

**Hamilton Avnet Electronics**  
32487 Schoolcraft Road  
Livonia, MI 48150  
Tel: (313) 522-4700

**Schweber Electronics Corp.**  
12060 Hubbard Avenue  
Livonia, MI 48150  
Tel: (313) 525-8100

### MINNESOTA

**Arrow Electronics, Inc.**  
5230 West 73rd Street  
Edina, MN 55435  
Tel: (612) 830-1800

**Hamilton Avnet Electronics**  
10300 Bren Road, East  
Minnetonka, MN 55343  
Tel: (612) 932-0600

**Kierulff Electronics, Inc.**  
7667 Cahill Road  
Edina, MN 55435  
Tel: (612) 941-7500

**Schweber Electronics Corp.**  
7422 Washington Avenue, So.  
Eden Prairie, MN 55344  
Tel: (612) 941-5280

### MISSOURI

**Arrow Electronics, Inc.**  
2380 Schuetz Road  
St. Louis, MO 63141  
Tel: (314) 567-6888

**Hamilton Avnet Electronics**  
13743 Shoreline Court East  
Earth City, MO 63045  
Tel: (314) 344-1200

**Kierulff Electronics, Inc.**  
2608 Metro Park Boulevard  
Maryland Heights, MO 63043  
Tel: (314) 739-0855

### NEW HAMPSHIRE

**Arrow Electronics, Inc.**  
One Perimeter Drive  
Manchester, NH 03103  
Tel: (603) 668-6968

### NEW JERSEY

**Arrow Electronics, Inc.**  
Pleasant Valley Avenue  
Moorestown, NJ 08057  
Tel: (609) 235-1900

**Arrow Electronics, Inc.**  
Two Industrial Road  
Fairfield, NJ 07006  
Tel: (201) 575-5300

**Hamilton Avnet Electronics**  
Ten Industrial Road  
Fairfield, NJ 07006  
Tel: (201) 575-3390

**Hamilton Avnet Electronics**  
One Keystone Avenue  
Cherry Hill, NJ 08003  
Tel: (609) 424-0110

**Kierulff Electronics, Inc.**  
37 Kulick Road  
Fairfield, NJ 07006  
Tel: (201) 575-6750

**Schweber Electronics Corp.**  
18 Madison Road  
Fairfield, NJ 07006  
Tel: (201) 227-7880

### NEW MEXICO

**Arrow Electronics, Inc.**  
2460 Alamo, SE  
Albuquerque, NM 87106  
Tel: (505) 243-4566

**Hamilton Avnet Electronics**  
2524 Baylor S.E.  
Albuquerque, NM 87106  
Tel: (505) 765-1500

**Sterling Electronics, Inc.**  
3540 Pan American  
Freeway, N.E.  
Albuquerque, NM 87107  
Tel: (505) 884-1900

### NEW YORK

**Arrow Electronics, Inc.**  
20 Oser Avenue  
Hauppauge, L.I., NY 11788  
Tel: (516) 231-1000

**Arrow Electronics, Inc.**  
7705 Maltage Drive  
Liverpool, NY 13088  
Tel: (315) 652-1000

**Arrow Electronics, Inc.**  
25 Hub Drive  
Melville, LI, NY 11747  
Tel: (516) 391-1640

**Arrow Electronics, Inc.**  
3000 South Winton Road  
Rochester, NY 14623  
Tel: (716) 275-0300

**Hamilton Avnet Electronics**  
Five Hub Drive  
Melville, L.I., NY 11746  
Tel: (516) 454-6000

\*Chip distributor only.

## RCA Authorized Distributors U.S. and Canada (Cont'd)

U.S. NEW YORK

**Hamilton Avnet Electronics**  
333 Metro Park  
Rochester, NY 14623  
Tel: (716) 475-9130

**Hamilton Avnet Electronics**  
16 Corporate Circle  
East Syracuse, NY 13057  
Tel: (315) 437-2641

**Milgray Electronics, Inc.**  
191 Hanse Avenue  
Freeport, L.I., NY 11520  
Tel: (516) 546-5600

**Schweber Electronics Corp.**  
Three Townline Circle  
Rochester, NY 14623  
Tel: (716) 424-2222

**Schweber Electronics Corp.**  
Jericho Turnpike  
Westbury, L.I., NY 11590  
Tel: (516) 334-7474

**Summit Distributors, Inc.**  
916 Main Street  
Buffalo, NY 14202  
Tel: (716) 884-3450

### NORTH CAROLINA

**Arrow Electronics, Inc.**  
5240 Greensdairy Road  
Raleigh, NC 27604  
Tel: (919) 876-3132

**Hamilton Avnet Electronics**  
3510 Spring Forest Road  
Raleigh, NC 27604  
Tel: (919) 878-0810

**Kierulff Electronics Inc.**  
1 North Commerce Center  
5249 North Boulevard  
Raleigh, NC 27604  
Tel: (919) 872-8410

**Schweber Electronics Corp.**  
5285 North Boulevard  
Raleigh, NC 27604  
Tel: (919) 876-0000

### OHIO

**Arrow Electronics, Inc.**  
7620 McEwen Road  
Centerville, OH 45459  
Tel: (513) 435-5563

**Arrow Electronics, Inc.**  
6238 Cochran Road  
Solon, OH 44139  
Tel: (216) 248-3990

**Hamilton Avnet Electronics, Inc.**  
4588 Emery Industrial Parkway  
Cleveland, OH 44128  
Tel: (216) 831-3500

**Hamilton Avnet Electronics**  
954 Senate Drive  
Dayton, OH 45459  
Tel: (513) 433-0610

**Hughes-Peters, Inc.**  
481 East Eleventh Avenue  
Columbus, OH 43211  
Tel: (614) 294-5351

**Kierulff Electronics, Inc.**  
23060 Miles Road  
Cleveland, OH 44128  
Tel: (216) 587-6558

**Schweber Electronics Corp.**  
23880 Commerce Park Road  
Beachwood, OH 44122  
Tel: (216) 464-2970

### OKLAHOMA

**Kierulff Electronics, Inc.**  
Metro Park 12318 East 60th  
Tulsa, OK 74145  
Tel: (918) 252-7537

### OREGON

**Hamilton Avnet Electronics**  
6024 S.W. Jean Road,  
Bldg. B-Suite J,  
Lake Oswego, OR 97034  
Tel: (503) 635-8157

**Wyle Distribution Group**  
5289 N.E. Ezram Young Parkway  
Hillsboro, OR 97123  
Tel: (503) 640-6000

### PENNSYLVANIA

**Arrow Electronics, Inc.**  
650 Seco Road  
Monroeville, PA 15146  
Tel: (412) 856-7000

**Herbach & Rademan, Inc.**  
401 East Eric Avenue  
Philadelphia, PA 19134  
Tel: (215) 426-1700

**Schweber Electronics Corp.**  
231 Gibraltar Road  
Horsham, PA 19044  
Tel: (215) 441-0600

### TEXAS

**Arrow Electronics, Inc.**  
13715 Gamma Road  
Dallas, TX 75240  
Tel: (214) 386-7500

**Arrow Electronics, Inc.**  
10899 Kinghurst Dr., Suite 100  
Houston, TX 77099  
Tel: (713) 530-4700

**Hamilton Avnet Electronics**  
2401 Rutland Drive  
Austin, TX 78758  
Tel: (512) 837-8911

**Hamilton Avnet Electronics**  
2111 West Walnut Hill Lane  
Irving, TX 75060  
Tel: (214) 659-4111

**Hamilton Avnet Electronics**  
8750 Westpark  
Houston, TX 77063  
Tel: (713) 975-3515

**Kierulff Electronics, Inc.**  
3007 Longhorn Blvd., Suite 105  
Austin, TX 78758  
Tel: (512) 835-2090

**Kierulff Electronics, Inc.**  
9610 Skillman Avenue  
Dallas, TX 75243  
Tel: (214) 343-2400

**Kierulff Electronics, Inc.**  
!0415 Landsbury Drive, Suite 210  
Houston, TX 77099  
Tel: (713) 530-7030

**Schweber Electronics Corp.**  
4202 Beltway,  
Dallas, TX 75234  
Tel: (214) 661-5010

**Schweber Electronics Corp.**  
10625 Richmond Ste. 100  
Houston, TX 77042  
Tel: (713) 784-3600

**Sterling Electronics, Inc.**  
2335A Kramer Lane, Suite A  
Austin, TX 78758  
Tel: (512) 836-1341

**Sterling Electronics, Inc.**  
11090 Stemmons Freeway  
Stemmons at Southwell  
Dallas, TX 75229  
Tel: (214) 243-1600

**Sterling Electronics, Inc.**  
4201 Southwest Freeway  
Houston, TX 77027  
Tel: (713) 627-9800

### UTAH

**Hamilton Avnet Electronics**  
1585 West 2100 South  
Salt Lake City, UT 84119  
Tel: (801) 972-2800

**Kierulff Electronics, Inc.**  
2121 S. 3600 West Street  
Salt Lake City, UT 84119  
Tel: (801) 973-6913

**Wyle Distribution Group**  
1959 South 4130 West Unit B  
Salt Lake City, UT 84104  
Tel: (801) 974-9953

### WASHINGTON

**Arrow Electronics, Inc.**  
14320 N.E. 21st Street  
Bellevue, WA 98005  
Tel: (206) 643-4800

**Hamilton Avnet Electronics**  
14212 N.E. 21st Street  
Bellevue, WA 98005  
Tel: (206) 453-5874

**Kierulff Electronics, Inc.**  
1005 Andover Park E.  
Tukwila, WA 98188  
Tel: (206) 575-4420

**Priebe Electronics**  
2211 Fifth Avenue  
Seattle, WA 98121  
Tel: (206) 682-8242

**Wyle Distribution Group**  
1750 132nd Avenue, N.E.  
Bellevue, WA 98005  
Tel: (206) 453-8300

### WISCONSIN

**Arrow Electronics, Inc.**  
430 West Rawson Avenue  
Oak Creek, WI 53154  
Tel: (414) 764-6600

**Hamilton Avnet Electronics**  
2975 South Moorland Road  
New Berlin, WI 53151  
Tel: (414) 784-4510

**Kierulff Electronics, Inc.**  
2236G West Bluemond Road  
Waukesha, WI 53186  
Tel: (414) 784-8160

**Taylor Electric Company**  
1000 W. Donges Bay Road  
Mequon, WI 53092  
Tel: (414) 241-4321

### Canada Alberta

**Hamilton Avnet Elec.**  
2816 21st St. N.E., Calgary  
Alberta, T2E 6Z2  
Tel: (403) 230-3586



## RCA Authorized Distributors U.S. and Canada (Cont'd)

**Canada**  
**L. A. Varah, Ltd.**  
 6420 6A Street SE,  
 Calgary, Alberta T2H ZB7  
 Tel: (403) 255-9550

**British Columbia**  
**L. A. Varah, Ltd.**  
 2077 Alberta Street,  
 Vancouver, B.C. V5Y 1C4  
 Tel: (604) 873-3211

**R.A.E. Industrial Electronics,  
 Ltd.**  
 3455 Gardner Court, Burnaby,  
 B.C. V5G 4J7  
 Tel: (604) 291-8866

**Manitoba**  
**L. A. Varah, Ltd.**  
 #12 1832 King Edward Street  
 Winnipeg, Manitoba R2R 0N1  
 Tel: (204) 633-6190

**Ontario**  
**Cesco Electronics Ltd.**  
 24 Martin Ross Road  
 Downsview, Ontario M3J 2K9  
 Tel: (416) 661-0220

**Electro Sonic, Inc.**  
 1100 Gordon Baker Road  
 Willowdale, Ontario M2H 3B3  
 Tel: (416) 494-1666

**Hamilton Avnet (Canada) Ltd.**  
 6845 Rexwood Drive  
 Units 3,4,5  
 Mississauga, Ontario L4V 1M5  
 Tel: (416) 677-7432

**Hamilton Avnet (Canada) Ltd.**  
 210 Colonnade Street  
 Nepean, Ontario K2E 7L5  
 Tel: (613) 226-1700

**L. A. Varah, Ltd.**  
 505 Kenara Avenue, Hamilton,  
 Ontario L8E 1J8  
 Tel: (416) 561-9311

**Cesco Electronics, Ltd.**  
 4050 Jean Talon Street, West  
 Montreal, Quebec H4P 1W1  
 Tel: (514) 735-5511

**Hamilton Avnet (Canada) Ltd.**  
 2670 Sabourin Street, St.  
 Laurent, Quebec H4S 1M2  
 Tel: (514) 331-6443

## Europe, Middle East, and Africa

<b>Austria</b>	<b>Transistor Vertriebsgesellschaft            MBH &amp; Co KG</b> Auhofstrasse 41 A, A-1130 Vienna Tel: (02 22)82.94.51/82.94.04	<b>Germany</b>	<b>Alfred Neye Enatechnik GmbH</b> Schillerstrasse 14, 2085 Quickborn West Germany Tel: 04106/6120	<b>Israel</b>	<b>Aviv Electronics</b> Kehilat Venezia Street 12 69010 Tel-Aviv Tel: 03-494450
<b>Belgium</b>	<b>Inelco Belgium S.A.</b> Avenue des Croix de Guerre 94 1120 Bruxelles Tel: 02/216.01.60		<b>ECS Hillmar Frehsdorf GmbH</b> Electronic Components Service Carl-Zeiss Strasse 3 2085 Quickborn West Germany Tel: 04106/71058-59	<b>Italy</b>	<b>Eledra 3S SpA</b> Viale Elvezia 18, I - 20154, Milano Tel: (02) 349751
<b>Denmark</b>	<b>Tage Olsen A/S</b> P.O. Box 225 DK - 2750 Ballerup Tel: 02/65 81 11		<b>Beck GmbH &amp; Co.</b> <b>Elektronik Bauelemente KG</b> Eltersdorfer Strasse 7, 8500 Nurnberg 15 West Germany Tel: 0911/34961-66		<b>IDAC Elettronica SpA</b> Via Verona 8, I - 35010 Busa di Vigonza Tel: (049) 72.56.99
<b>Egypt</b>	<b>Sakro Enterprises</b> P.O. Box 1133, 37 Kasr El Nil Street, Apt. 5 Cairo Tel: 744440		<b>Elkose GmbH</b> Bahnhofstrasse 44, 7141 Moglingen West Germany Tel: 07141/4871		<b>LASI Elettronica SpA</b> Viale Lombardia 6, I - 20092 Cinisello Balsamo (MI) Tel: (02) 61.20.441-5
<b>Ethiopia</b>	<b>General Trading Agency</b> P.O. Box 1684 Addis Ababa Tel: 132718 137275		<b>Sasco GmbH</b> Hermann-Oberth-Strasse 16 8011 Putzbrunn bei Munchen West Germany Tel: 089/46111		<b>Silverstar Ltd.</b> Via dei Gracchi 20, I - 20146 Milano Tel: (02) 49.96
<b>Finland</b>	<b>Telercas OY</b> P.O. Box 33 SF - 04201 Kerava Tel: 0/248.055		<b>Spoerle Electronic KG</b> Max-Planck Strasse 1-3, 6072 Dreieich bei Frankfurt West Germany Tel: 06103/3041	<b>Kuwait</b>	<b>Morad Yousuf Behbehani</b> P.O. Box 146 Kuwait
<b>France</b>	<b>Almex S.A.</b> 48, rue de l'Aubepine, F - 92160 - Antony Tel: (1) 666 21 12		<b>Transistor Vertriebsgesellschaft            m.b.h. &amp; Co. KG</b> Auhofstrasse 41A A-1130 Vienna Tel: (0222) 82.94.51/04	<b>Morocco</b>	<b>Societe d'Equipement Mecanique            et Electrique s.a. (S.E.M.E.)</b> rue Ibn Batouta 29 Casablanca Tel: (212) 22.08.65
	<b>Hybritech</b> Avenue de la Baltique za de Courtaboeuf F-91940-Les Ulis Tel: (6) 928 1000		<b>Semicon Co.</b> 104 Aeolou Str. TT.131 Athens Tel: 3253626	<b>Norway</b>	<b>National Elektro A/S</b> Ulvenveien 75, P.O. Box 53 Okern, Oslo 5 Tel: (472) 64 49 70
	<b>Radio Equipments</b> <b>Antares S.A.</b> 9, rue Ernest Cognacq, F - 92301 - Levallois Perret Tel: (1) 758 11 11	<b>Greece</b>	<b>Vekano BV</b> Postbus 6115, N - 5600 HC Eindhoven Tel: (40) 81 09 75	<b>Portugal</b>	<b>Telectra Sari</b> Rua Rodrigo da Fonseca, 103 Lisbon I Tel: 68.60.72-75
	<b>Hybritech</b> Avenue de la Baltique za de Courtaboeuf F-91940 - Les Ulis Tel: (6) 928 1000	<b>Holland</b>	<b>Hungagent</b> P.O. Box 542 H-1374 Budapest Tel: 01/669-385	<b>South Africa</b>	<b>Allied Electronic            Components (PTY) Ltd.</b> P.O. Box 6387 Dunswart 1508 Tel: (011) 528-661
	<b>Tekelec Airtronic S.A.</b> Cite des Bruyeres, Rue Carle Vernet, F - 92310 - Sevres Tel: (1) 534.75.35	<b>Hungary</b>	<b>Georg Amundason</b> P.O. Box 698, Reykjavik Tel: 81180	<b>Spain</b>	<b>Kontron S.A.</b> Salvatierra 4, Madrid 34 Tel: 1/729.11.55
		<b>Iceland</b>			

## RCA Authorized Distributors Europe, Middle East, and Africa(Cont'd)

<b>Spain</b>	<b>Novoletric</b> Villa roel, 40, E-Barcelona 11 Tel: (03) 254.18.07-08	<b>U.K.</b>	<b>ACCESS Electronic Components Ltd.</b> Austin House, Bridge Street Hitchin, Hertfordshire SG5 2DE Tel: Hitchin (0462) 31 221	<b>STC Electronic Services</b> Edinburgh Way, Harlow Essex, CM20 2DF Tel: Harlow (0279) 26777
<b>Sweden</b>	<b>Ferner Electronics AB</b> Snormakarvagen 35, P.O. Box 125, S-161 26 Bromma Stockholm Tel: 08/80 25 40		<b>Gothic Crellon Electronics Ltd.</b> 380 Bath Road, Slough, Berks, SL1 6JE Tel: Burnham (06286) 4434	<b>VSI Electronics (U.K.) Ltd.</b> Roydonbury Industrial Park Horsecroft Road, Harlow Essex CM19 5 BY Tel: Harlow (0279) 29666
<b>Switzerland</b>	<b>Baerlocher AG</b> Forribuckstrasse 110 8005 Zurich Tel: (01) 42.99.00		<b>Jermyn Distribution</b> Vestry Industrial Estate Sevenoaks, Kent Tel: Sevenoaks (0732) 450144	<b>Yugoslavia</b>
<b>Turkey</b>	<b>Teknim Company Ltd.</b> Riza Sah Pehlevi Caddesi 7 Kavaklidere Ankara Tel: 27.58.00		<b>Macro Marketing Ltd.</b> Burnham Lane, Slough, Berkshire SL1 6LN Tel: Burnham (06286) 4422	<b>Zambia</b>
				<b>Avtotehna</b> P.O. Box 593, Celovska 175 Ljubljana 61000 Tel: 552 341
				<b>African Technical Associates Ltd.</b> Stand 5196 Luanshya Road Lusaka
				<b>Zimbabwe</b>
				<b>BAK Electrical Holdings (Pvt) Ltd.</b> P.O. Box 2780 Salisbury

## Asia Pacific

<b>Australia</b>	<b>AWA Microelectronics</b> 348 Victoria Road Rydalmere N.S.W. 2116 <b>Amtron Tyree Pty. Ltd.</b> 176 Botany Street, Waterloo, N.S.W. 2017	<b>Indonesia</b>	<b>NVPD Soedarpo Corp.</b> Samudera Indonesia Building JL Letten, Jen. S Parman No. 35 Slipi Jakarta Barat	<b>Semitronics Philippines</b> 216 Ortego Street San Juan 3134, Metro Manila
<b>Bangladesh</b>	<b>Electronic Engineers &amp; Consultants Ltd.</b> 103 Elephant Road, 1st Floor Dacca 5	<b>Japan</b>	<b>Okura &amp; Company Ltd.</b> 3-6 Ginza, Nichome, Chuo-Ku Tokyo 104	<b>Singapore</b>
<b>Hong Kong</b>	<b>Gibb Livingston &amp; Co., Ltd.</b> 77 Leighton Road Leighton Centre P.O. Box 55 <b>Hong Kong Electronic Components Co.</b> Flat A Yun Kai Bldg. 1/F/1 466-472 Nathan Road Kowloon	<b>Korea</b>	<b>Panwest Company, Ltd.</b> C.P.O. Box 3358 Room 603, Sam Duk Building 131, Da-Dong, Chung-Ku Seoul, Republic of South Korea	<b>Sri Lanka</b>
<b>India</b>	<b>Photophone Ltd.</b> 179-5 Second Cross Road Lower Palace Orchards Bangalore 560 003	<b>Nepal</b>	<b>Continental Commercial Distributors</b> Durbar Marg. Kathmandu	<b>Taiwan</b>
		<b>New Zealand</b>	<b>AWA NZ Ltd.</b> N.Z. P.O. Box 50-248 Porirua	<b>Thailand</b>
		<b>Philippines</b>	<b>Philippine Electronics Inc.</b> P.O. Box 498 3rd Floor, Rose Industrial Bldg., 11 Pioneer St. Pasig, Metro Manila	<b>Delta Engineering Ltd.</b> No. 42 Hsu Chang Street 8th Floor, Taipei <b>Multitech International Corp.</b> No. 315, Fu Shing North Road Taipei <b>Anglo Thai Engineering Ltd.</b> 2160 Ramkambaeng Road Highway Hua Mark, Bangkok <b>Better Pro Co. Ltd.</b> 71 Chakkawat Road Wat Tuk, Bangkok

## Latin America

<b>Argentina</b>	<b>Eneka S.A.I.C.F.I.</b> Tucuman 299, 1049 Buenos Aires Tel: 31-3363 <b>Radiocom S.A.</b> Conesa 1003, 1426 Buenos Aires Tel: 551-2780 <b>Tecnos S.R.L.</b> Independencia 1861 1225 Buenos Aires Tel: 37-0239	<b>Panamericana Comercial Importadora Ltda.</b> Rua Aurora, 263, 01209, Sao Paulo, SP Tel: (011) 222-3211	<b>Colombia</b>	<b>Miguel Antonio Pena Pena Y Cia. S. En C.</b> Carrera 12 #1906 Bogota <b>Electronica Moderna</b> Carrera 9A, NRO 19-52 Apartado Aereo 5361 Bogota, D.E.I
<b>Brazil</b>	<b>Comercial Bezerra Ltda.</b> Rua Costa Azevedo, 139, CEP-69.000 Manaus/ AM Tel: (092) 232-5363	<b>Chile</b>	<b>Raylex Ltda.</b> Av Providencia 1244, Depto.D, 3er Piso Casilla 13373, Santiago Tel: 749835 <b>Industria de Radio y Television S.A. (IRT)</b> Vic. MacKenna 3333 Casilla 170-D, Santiago Tel: 561667	<b>Costa Rica</b>
			<b>Dominican Republic</b>	<b>J. G. Valldeperas, S.A.</b> Calle 1, Avenidas 1-3, Apartado Postal 3923 San Jose Tel: 32-36-14 <b>Humberto Garcia, C. por A.</b> El Conde 366 Apartado de Correos 771 Santo Domingo Tel: 682-3645

## RCA Authorized Distributors Latin America (Cont'd)

<b>Ecuador</b>	<b>Elecom, S.A.</b> Padre Solano 202-OF. 8, P.O. Box 9611, Guayaquil	<b>Mexico</b>	<b>Electronica Remberg, S.A. de C.V.</b> Republica del Salvador No. 30-102, Mexico City 1, D.F. <b>Tel: 510-47-49</b>	<b>Surinam</b>	<b>Kirpalani's Ltd.</b> 17-27 Maagdenstreet, P.O. Box 251, Paramaribo <b>Tel: 71-400</b>
<b>El Salvador</b>	<b>Radio Electrica, S.A.</b> 4A Avenida Sur Nb. 228 San Salvador <b>Tel: 21-5609</b> <b>Radio Parts, S.A.</b> 2A C. O. No. 319 Postal la Dalia, P.O. Box 1262 San Salvador <b>Tel: 21-3019</b>		<b>Mexicana de Bulbos, S.A.</b> Michoacan No. 30 Mexico 11, D.F. <b>Tel: 564-92-33</b> <b>Partes Electronicas, S.A.</b> Republica Del Salvador 30-501 Mexico City <b>Tel: (905) 585-3640</b> <b>Raytel, S.A.</b> Sullivan 47 Y 49 Mexico 4, D.F. <b>Tel: 566-67-86</b> <b>El Louvre, S.A.</b> P.O. Box 138, Curacao <b>Tel: 54004</b>		<b>Surinam Electronics</b> Keizerstreet 206 P.O. Box 412 Paramaribo <b>Tel: 76-555</b> <b>Kirpalani's Limited</b> Kirpalani's Komplex Churchill Roosevelt Highway San Juan, Port-of-Spain <b>Tel: 638-2224/9</b>
<b>Guatemala</b>	<b>Electronics Guatemalteca</b> 13 Calle 5-59, Zona 1 P.O. Box 514 Guatemala City <b>Tel: 25-649</b> <b>Tele-Equipos, S.A.</b> 10A Calle 5-40, Zona 1 Apartado Postal 1798 Guatemala City <b>Tel: 29-805</b>	<b>Netherland Antilles</b>		<b>Trinidad</b>	<b>American Products S.A. (APSA)</b> Casilla de Correo 1438 Canelones 1133 Montevideo <b>Tel: 594210</b>
		<b>Nicaragua</b>	<b>Comercial F. A. Mendieta, S.A.</b> Apartado Postal No. 1956 C.S.T. 5c A1 Sur 2c 1/2 Abajo Managua	<b>Uruguay</b>	<b>P. Benavides, P., S.R.L.</b> Residencias Camarat, Local 7 La Candelaria, Caracas MAIL ADDRESS: Apartado Postal 20.249 San Martin, Caracas <b>Tel: (58-2) 571-21-46</b>
<b>Haiti</b>	<b>Societe Haitienne D'Automobiles, S.A.</b> P.O. Box 428, Port-Au-Prince <b>Tel: 2-2347</b>	<b>Panama</b>	<b>Tropelco, S.A.</b> Via Espana 20-18, Panama 7 Rep. de Panama		<b>West Indies</b>
<b>Honduras</b>	<b>Francisco J. Yones</b> 3A Avenida S.O. 5 San Pedro Sula, Honduras, Central America <b>Tel: 52-00-10</b>	<b>Paraguay</b>	<b>Compania Comercial Del Paraguay, S.A.</b> Casilla de Correo 344 Chile 877, Asuncion <b>Arven S.A.</b> PSJ Adan Mejia 103, OF. 33 Lima 11 <b>Tel: 716229</b>		<b>Da Costa and Musson Ltda.</b> Carlisle House Hincks Street P.O. Box 103 Bridgetown, Barbados <b>Tel: 608-50</b>
		<b>Peru</b>			







**RCA** Solid  
State

# DATABOOK



**CMOS**